An end-to-end wafer map defect recognition model | IEEE Conference Publication | IEEE Xplore