SEU Mitigation on SRAM-based FPGAs through Domains-based Isolation Design Flow

We developed a domain-based isolation design flow for the mitigation of SEU effects on SRAM-based FPGAs. Fault injection experimental analysis on TMR circuits mapped on AP-SoC demonstrates an improvement of 44% versus traditional mitigation techniques.