

SOI CMOS technologies for RF and millimeter-wave communication systems

Jean-Pierre Raskin
Université catholique de Louvain, Belgium

Radio Frequency (RF) performance of an integrated circuit (IC) does not only depend on the analog and high frequency characteristics of the active devices, i.e. the transistors, but also the quality of the back-end of line (BEOL) process which defines the losses along the interconnection lines and the quality factor of the passive elements such as the inductors and tunable capacitors, as well as the electromagnetic properties of the substrate on which the RF IC is lying.

The parasitic resistances (metal lines and vias) and capacitances (dielectric layers) along the interconnection constitute a low-pass filter which drastically limits the operational frequency of ICs [1]. Advanced BEOL process provides higher number of metal lines, thicker metal layers, low-k dielectric interlayers and denser vias using carbon nanotubes are investigated for diminishing the parasitic resistances between metal layers [2, 3]. The substrate losses, crosstalk and non-linearities remain the major challenges for designing high-performance RF ICs in Si-based technologies. The root cause of missing RF performance of high-resistivity (HR) Silicon-on-Insulator (SOI) substrate was found by demonstrating the existence of a parasitic surface conduction [4, 5] below the buried oxide (BOX) and the way to disable it by introducing traps. In 2005, the possibility of creating SOI substrates characterized with an effective resistivity [6] as high as $10 \text{ k}\Omega\cdot\text{cm}$ thanks to the introduction of a thin undoped polysilicon layer below the BOX of a HR SOI substrate was demonstrated [7].

Today, Partially Depleted (PD) SOI transistors with a channel length of 90 or 130 nm combined with a HR trap-rich SOI substrate is the mainstream technology for RF ICs. New generation of mobile communication systems such as 5G and 6G require higher cut-off frequency for the system, better linearity and lower power consumption. Moreover, the integration of high-quality inductors requires higher number and thicker metal layers. To fulfil those requirements, RF SOI must move to shorter nodes. Fully Depleted (FD) electronic regime is a promising approach to continue the scaling down of MOSFETs while controlling the short channel effects (SCE). In order to limit SCE, the channel thickness must be approximately 1/4 and 2/3 of the channel length, respectively, in the case of ultra-thin body and buried oxide (UTBB) and FinFET. Technological aspects, electrostatics, scalability and variability issues in UTBB FD-SOI MOSFETs as well as their perspectives for low power digital applications are widely discussed and shown to be excellent [8, 9].

In this paper, the main interesting features of the FD SOI CMOS technology for RF and millimeter-wave applications are presented. Firstly, the low-power and high-frequency performance of FD SOI [10]-[12] featuring various types of back gate contacts are shown for operation at cryogenic [13] and high temperature [14]. The benefit of the back gate biasing to improve the RF noise characteristics [15] as well as the transistor linearity [16] is demonstrated. Secondly, the importance of moving from standard to high-resistivity Si substrate to reduce the crosstalk issues [17], interconnection RF losses and non-linearities [18] are presented. The non-linear model for the engineered trap-rich SOI substrate is detailed [19, 20], and finally a brief review of SOI ICs in RF and millimeter-wave domain is given [21-24].

Reference

- [1] James S. Clarke, Christopher George, Christopher Jezewski, Arantxa Maestre Caro, David Michalak, Jessica Torres, "Process technology scaling in an increasingly interconnect dominated world", *Symposium on VLSI Technology*, pp. 1-2, 2014.
- [2] A. Ceyhan and A. Naeemi, "Cu interconnect limitations and opportunities for SWNT interconnects at the end of the roadmap", *IEEE Transactions on Electron Devices*, vol. 60, no. 1, pp. 374-382, 2013.
- [3] S. Kincal, M. C. Abraham, and K. Schuegraf, "RC performance evaluation of interconnect architecture options beyond the 10-nm logic node", *IEEE Transactions on Electron Devices*, vol. 61, no. 6, pp. 1914-1919, June 2014.
- [4] Y. Wu, H. S. Gamble, B. M. Armstrong, V. F. Fusco, and J. A. C. Stewart, "SiO₂ interface layer effects on microwave loss of high-resistivity CPW line", *IEEE Microwave Guided Wave Letters*, vol. 9, no. 1, pp. 10-12, January 1999.
- [5] D. Lederer and J.-P. Raskin, "Substrate loss mechanisms for microstrip and CPW transmission lines on lossy silicon wafers", *Solid-State Electronics*, vol. 47/11, pp. 1927-1936, November 2003.
- [6] D. Lederer and J.-P. Raskin, "Effective resistivity of fully processed SOI substrates", *Solid-State Electronics*, no. 49, pp. 491-496, 2005.

- [7] D. Lederer and J.-P. Raskin, "New substrate passivation method dedicated to high resistivity SOI wafer fabrication with increase substrate resistivity", *IEEE Electron Device Letters*, vol. 26, no. 11, pp. 805-807, November 2005.
- [8] C. Fenouillet-Beranger, P. Perreau, S. Denorme, L.Tosti, F. Andrieu, O. Weber, S. Monfray, S. Barnola, C. Arvet, Y. Campidelli, S. Haendler, R. Beneyton, C. Perrot, C. de Buttet, P. Gros, L. Pham-Nguyen, F. Leverd, P. Gouraud, F. Abbat, F. Baron, A. Torres, C. Laviron, L. Pinzelli, J. Vetier, C. Borowiak, A. Margain, D. Delprat, F. Boedt, K. Bourdelle, B.-Y. Nguyen, O. Faynot, T. Skotnicki, "Impact of a 10 nm ultra-thin BOX (UTBOX) and ground plane on FD SOI devices for 32 nm node and below", *Solid-State Electronics*, 54(9), pp. 849-854, 2010.
- [9] Q. Liu, F. Monsieur, A. Kumar, T. Yamamoto, A. Yagishita, P. Kulkarni, S. Ponoth, N. Loubet, K. Cheng, A. Khakifirooz, B. Haran, M. Vinet, J. Cai, J. Kuss, B. Linder, L. Grenouillet, S. Mehta, P. Khare, N. Berliner, T. Levin, S. Kanakasabapathy, A. Upham, R. Sreenivasan, Y. Le Tiec, N. Posseme, J. Li, J. Demarest, M. Smalley, E. Leobandung, S. Monfray, F. Boeuf, T. Skotnicki, K. Ishimaru, M. Takayanagi, W. Kleemeier, H. Bu, S. Luning, T. Hook, M. Khare, G. Shahidi, B. Doris, R. Sampson, "Impact of back bias on ultra-thin body and BOX (UTBB) devices," *2011 Symposium on VLSI Technology - Digest of Technical Papers*, Honolulu, HI, 2011, pp. 160-161.
- [10] V. Passi and J.-P. Raskin, "Review on analog/radio frequency performance of advanced silicon MOSFETs," *Semiconductor Science Technology*, vol. 32, no. 12, 123004, Dec. 2017, 10.1088/1361-6641/aa9145.
- [11] S.N. Ong, L.H.K. Chan, K.W.J. Chew, C.K. Lim, W. L. Oo, A. Bellaouar, C. Zhang, W.H. Chow, T. Chen, R. Rassel, J.S. Wong, C.W.F. Wan, J. Kim, W.H. Seet, D. Haramé, "22nm FD-SOI Technology with Back-biasing Capability Offers Excellent Performance for Enabling Efficient, Ultra-low Power Analog and RF/Millimeter-Wave Designs," *2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, Boston, MA, USA, 2019, pp. 323-326.
- [12] B. Kazemi Esfeh, V. Kilchytska, B. Parvais, N. Planes, M. Haond, D. Flandre and J.-P. Raskin, "Back-gate bias effect on FDSOI MOSFET RF figures of merits and parasitic elements", *2017 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon – ULIS*, Athens, Greece, April 3-5, 2017.
- [13] L. Nyssens, A. Halder, B. Kazemi Esfeh, N. Planes, D. Flandre, V. Kilchytska, J.-P. Raskin, "28 FDSOI RF Figures of Merit down to 4.2 K", *IEEE Journal of Electron Devices Society*, vol. 8, pp. 646-654, 2020.
- [14] A. Halder, L. Nyssens, M. Rack, V. Kilchytska, D. Lederer, J.-P. Raskin, "22 nm FD-SOI MOSFET Figures of Merit at high temperatures upto 175°C", *The 22nd IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems – SiRF'22*, Las Vegas, NV, USA, January 16-19, 2022, pp. 27-30.
- [15] Q. H. Le, D. K. Huynh, D. Wang, Z. Zhao, S. Lehmann, T. Kämpfe, M. Rudolph, "W-Band noise characterization with back-gate effects for advanced 22nm FDSOI mm-wave MOSFETs", *2020 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)*, Los Angeles, CA, USA, 2020, pp. 131-134.
- [16] B. Kazemi Esfeh, V. Kilchytska, B. Parvais, N. Planes, M. Haond, D. Flandre and J.-P. Raskin, "Back-gate bias effect on 3-port UTBB-FDSOI non-linearity performance", *The 47th European Solid-State Device Conference – ESSDERC 2017*, Leuven, Belgium, September 11-14, 2017, p. 74-77.
- [17] J.-P. Raskin, A. Viviani, D. Flandre and J.-P. Colinge, "Substrate Crosstalk reduction using SOI technology", *IEEE Transactions on Electron Devices*, vol. 44, no. 12, pp. 2252-2261, December 1997.
- [18] C. Roda Neve and J.-P. Raskin, "RF harmonic distortion of CPW lines on HR-Si and trap-rich HR-Si substrates", *IEEE Transactions on Electron Devices*, vol. 59, no. 4, pp. 924-932, April 2012.
- [19] M. Rack, F. Allibert, J.-P. Raskin, "RF modelling of trap-rich passivated semiconductor substrates: Part I - Static and dynamic physics of carriers and traps", *IEEE Transactions on Electron Devices*, vol. 68, no. 9, pp. 4598-4605, September 2021.
- [20] M. Rack, F. Allibert, J.-P. Raskin, "RF modelling of trap-rich passivated semiconductor substrates: Part II – Parameter impact on harmonic distortion", *IEEE Transactions on Electron Devices*, vol. 68, no. 9, pp. 4606-4613, September 2021.
- [21] M. Rack, L. Nyssens, S. Wane, D. Bajon, J.-P. Raskin, "DC-40 GHz SPDTs in 22 nm FD-SOI and back-gate impact study", *The 2020 IEEE Radio Frequency Integrated Circuits Symposium – RFIC 2020*, Los Angeles, CA, USA, August 4-6, 2020, pp. 67-70.
- [22] M. Rack, L. Nyssens, Q. Courte, D. Lederer, J.-P. Raskin, "A DC-120 GHz SPDT switch based on 22 nm FD-SOI SLVT NFETs with substrate isolation rings towards increased shunt impedance", *The 2022 IEEE Radio Frequency Integrated Circuits Symposium – RFIC 2022*, Denver, Colorado, USA, June 19-21, 2022.
- [23] M. Nabet, M. Rack, L. Nyssens, J.-P. Raskin, D. Lederer, "28 GHz down-conversion mixer with RF back-gate excitation topology in 22-nm FD-SOI", *European Microwave Week – EuMW 2022*, Milan, Italy, September 25-30, 2022.
- [24] L. Nyssens, M. Rack, S. Wane, D. Lederer, J.-P. Raskin, "A 2.6-2.8 dB noise figure LNA for 5G 39 GHz bands in 22 nm FD-SOI technology with back-gate bias tunability", *European Microwave Week – EuMW 2022*, Milan, Italy, September 25-30, 2022.