Nanoscale CMOS Modeling based on Artificial Neural Networks: Design of SRAM Circuit for Reliability | IEEE Conference Publication | IEEE Xplore