Circuit-Level Hardening Techniques to Mitigate Soft Errors in FinFET Logic Gates

Transistor reordering and insertion of decoupling cells are explored to reduce the soft errors susceptibility of circuits designed with FinFETs. This work shows that robustness improves up to 37% and 10% with the respective methodologies.