Engineering TID modeling for the SEE and performances evaluations of integrated CMOS circuits at cryogenic temperatures | IEEE Conference Publication | IEEE Xplore