Co-optimizing signaling protocol with semiconductor and packaging technology

In a chiplet/dielet ecosystem, the system designer needs guidance in selecting the physical layer (PHY) most suitable for inter-die communication. In this paper, we propose a cost function and optimization methodology, that accounts for necessary packaging, fabrication, and electrical factors affecting the PHY selection, and utilize it to evaluate a processor-memory design scenario.