PLL-based Clock Recovery Stability Analysis for Distributed Power Electronics Communication Networks with Sub-nanosecond Synchronization Accuracy | IEEE Conference Publication | IEEE Xplore