A Design of Sparse Neural Network Accelerator for Memory Access Optimization | IEEE Conference Publication | IEEE Xplore