Transient Stability Analysis of Discrete and Multi-chip Power Semiconductor Packages

This paper presents a novel approach of analyzing the stability of power systems during switching transients, simultaneously taking into account the circuit/package/chip design parasitics and the dynamic I-V and C-V device characteristics. The suggested method is highly beneficial for reliable virtual prototyping and hence, full utilization of highly efficient power semiconductor devices.