Design of Efficient 16-bit Vedic Multiplier

In this paper, we propose the implementation of an efficient Vedic multiplier. It is implemented in Xilinx 2018 using the VHDL language. The design is done by using structural modeling using components such as half adders, full adders, AND gate, and OR gate, which is port mapped to the inputs and outputs accordingly.