Product Yield Enhancement by Spacer Thickness Variation Reduction

Process variation significantly affects product quality and yield in scaled CMOS technologies. Managing process variation is a critical challenge in high volume high mix semiconductor manufacturing environment. This work describes different aspects of overall product yield improvement by reducing CMOS spacer thickness variation.