Reduction of Garbage Outputs and Constant Inputs in Design of Combinational Circuits Using Reversible Logic

Reversible logic is one of the latest technologies for low power design. This paper focuses on reducing the garbage output (GO) and constant input(CI) in combinational circuits. GO and CI are some of the parameters in Reversible logic. Two new reversible gates DINV (
$3^{\ast}3$
) and TwinSJ (
$5^{\ast}5$
) are designed. 3:8, 4:16 and 5:32 Decoders are the circuits built. Garbage output reduction of 25 to 66 percent is achieved. Also 12.5 to 75 percent reduction of constant input is achieved.