A Hybrid Digital Transmitter Architecture for High- Efficiency and High-Speed Applications | IEEE Conference Publication | IEEE Xplore