An Integrated Structure–Material Optimization Strategy for the Packaging of High-Voltage Insulated Gate Bipolar Transistors | IEEE Journals & Magazine | IEEE Xplore