A Calibration-Free Low Spur Multi-Phase Sampling PLL

This paper presents a low spur multi-phase sampling PLL. It employs a 4-phase sampling phase detection technique to effectively quadruple the sampling rate, while still achieving low spur at the presence of quadrature phase error without calibration. The design is implemented with TSMC 40-nm CMOS and verified with circuit simulation.