Introduction
The need for innovation in assembly and packaging is becoming increasing important with the limitation of traditional CMOS scaling. Traditional packaging technology of providing electronic connections and encapsulating the chip for better reliability performance has diversify into a functional integration platform to meet market demands for a better electrical performance, low form factor and at relatively low cost packaging technology. In this regard, the Fan-Out Wafer Level Packaging approaches have been developed to answer these demands.