Variation Investigation of Junction-less Transistor with Side-wall Charge-plasma Structure Induced by Line Edge Roughness | IEEE Conference Publication | IEEE Xplore