Characterization of Partially Overlapped Inductors for Compact Layout Design in 130nm RFCMOS and 22nm FinFET Processes | IEEE Conference Publication | IEEE Xplore