Reconfigurable Signal Processing and DSP Hardware Generator for 5G and Beyond Transmitters

Agnimesh Ghosh[©], Student Member, IEEE, Andrei Spelman[©], Tze Hin Cheung[©], Dhanashree Boopathy, Kari Stadius[©], Member, IEEE, Manil Dev Gomony[©], Member, IEEE, Mikko Valkama[©], Fellow, IEEE, Jussi Ryynänen[©], Senior Member, IEEE, Marko Kosunen[©], Member, IEEE, and Vishnu Unnikrishnan[©], Member, IEEE

Abstract—The digital front-end of the communication transceivers envisioned for fifth-generation (5G) and beyond requires highly configurable high-performance digital signal processing (DSP) hardware operating at very high sampling rates to accommodate increasing signal bandwidths and support a range of modulation schemes and transmitter architectures. In this article, we present an efficient implementation of a highly configurable DSP hardware generator that can generate high-performance DSP hardware for multiple transmitter architectures including Cartesian, polar, outphasing, and multilevel outphasing modulators. The generated hardware unit, which consists of multistage multirate filters and other required DSP operations, runs at sample rates up to 4 GHz. The hardware supports an adjacent channel leakage ratio (ACLR) down to -48 dB and an error vector magnitude (EVM) of 0.78% with a 7-bit phase signal at a sampling rate of 4 GHz for multilevel outphasing modulation. Digital synthesis of the circuit in a 5-nm complimentary metal-oxide semiconductor (CMOS) process yields a core area consumption of 0.01 mm² and an estimated power consumption of 37.2 mW for a 200-MHz bandwidth 5G new radio (NR) baseband (BB) signal.

Index Terms—Digital front-end, digital signal processing (DSP), fifth-generation (5G), hardware generator, reconfigurable hardware, system on chip.

I. INTRODUCTION

FIFTH-GENERATION (5G) wireless communications system targets multigigabit/s data rates, ultralow latency, and massive capacity, enabled by a range of low-band, midband, and high-band frequency spectra [1]. To meet the speed

Manuscript received 31 March 2023; revised 12 September 2023; accepted 29 September 2023. Date of publication 8 November 2023; date of current version 29 December 2023. This work was supported in part by the European Union's Horizon 2020 Research and Innovation Program through the Marie Skłodowska-Curie (SMArT) under Grant 860921; and in part by the Academy of Finland (now Research Council of Finland) under Grant 321613, Grant 323461, Grant 332361, Grant 338224, Grant 345654, Grant 351235, and Grant 352754. (Corresponding author: Agnimesh Ghosh.)

Agnimesh Ghosh, Andrei Spelman, Tze Hin Cheung, Dhanashree Boopathy, Kari Stadius, Jussi Ryynänen, and Marko Kosunen are with the Department of Electronics and Nanoengineering, Aalto University, 00076 Aalto, Finland (e-mail: agnimesh.ghosh@aalto.fi).

Manil Dev Gomony is with Nokia Bell Labs, 2000 Antwerp, Belgium. Mikko Valkama and Vishnu Unnikrishnan are with the Department of Electrical Engineering, Tampere University, 33720 Tampere, Finland.

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TVLSI.2023.3326159.

Digital Object Identifier 10.1109/TVLSI.2023.3326159




Fig. 1. Reconfigurable DSP processor between BB signal generator and RF components of a transmitter.

and spectrum requirements of 5G and beyond transmitters, programmable digital-intensive signal processing units operating at high sampling rates and power efficiency are needed because complex signal processing operations implemented in the digital domain rather than analog domain offer better scalability, lower cost, and better performance [2], [3], [4], [5], [6]. Due to increasing demands for versatility in modern communication systems, there is a need to implement a reconfigurable hardware generator for digital signal processing (DSP) units to reduce the high cost of redesign, while handling the multitude of signal processing tasks in 5G and beyond radio transmitters [7]. The generator is also expected to support other hardware specifications, including high reusability, high flexibility, high clock frequency, low power consumption, and support for various modulation schemes such as the Cartesian, polar, and outphasing systems. The goal is to develop a universal design methodology for DSP for next-generation transceivers while providing all the benefits of reconfigurable hardware generators by creating an application-specific, highperformance custom DSP processor.

In this article, we present a reconfigurable signal processing hardware generator developed using a highly automated development and simulation environment. The hardware generator is capable of producing high-performance DSP hardware that is widely configurable at both the compile time and run time. The generated hardware includes a programmable interpolation chain and signal processing unit required for the Cartesian, polar, outphasing, and multilevel outphasing transmitter architectures. Fig. 1 shows the reconfigurable DSP processor within a transmitter chain, described in this article. Several programmable options for the DSP in terms of signal scaling and time interleaving for multiple modulation

techniques were designed in the signal processing architecture to support operation over the 5G new radio (NR) frequency ranges (FR1-3). An example of the generated DSP hardware supports an adjacent channel leakage ratio (ACLR) down to -48 dB and an error vector magnitude (EVM) of 0.78% with a 7-bit phase signal at a sampling rate of 4 GHz, for multilevel outphasing modulation. Digital synthesis of the circuit in a 5-nm CMOS process yields a core area consumption of 0.01 mm² and an estimated power consumption of 37.2 mW for a 200-MHz bandwidth 5G NR baseband (BB) signal. Although the focus of this work and presentation is approximately around 5G FR2 specifications, it should be noted that similar implementation principles will likely apply in the sixth-generation (6G) era. As most of the existing 5G bands are reformed, 6G networks are expected to obtain a new spectrum in the 7–24-GHz frequency range, commonly referred to as FR3 [8].

This article is organized as follows: Section II presents the signal processing required for different modulation techniques. Section III describes the architecture and hardware implementation of the multimodulation DSP hardware and related optimization techniques for improved area and power efficiency in the DSP unit. Section IV describes the environment and the hardware generator used to develop and design the reconfigurable DSP hardware generator. This section also includes varying performance results regarding ACLR and EVM for the behavioral hardware model of DSP. Performance metrics in terms of ACLR and EVM, as well as area and power consumption of the synthesized DSP hardware, are presented and discussed in Section V, and Section VI concludes the article.

II. SIGNAL PROCESSING FOR MULTIMODULATION **TRANSMITTERS**

In modern transmitters, three types of signal composition are generally applied, namely, Cartesian, polar, and outphasing. The relevant fundamental principles regarding these schemes and the related DSP hardware implementation are briefly discussed in Sections II-A-II-D.

A. Cartesian Transmitters

Cartesian transmitters are based on direct modulation of complex BB signals in terms of the in-phase component I(t)and the quadrature component Q(t), which represent the real and imaginary parts of the complex BB signal. Such an I/Q modulation principle can be expressed as

$$V(t) = I(t) \cdot \cos \omega_c t - Q(t) \cdot \sin \omega_c t \tag{1}$$

where V(t) is the output signal of the transmitter, and ω_c is the angular frequency of the carrier signal. Cartesian transmitters typically use high-resolution radio frequency (RF) D/A conversion for upconverted BB signals, which limits the feasibility of developing a power-efficient implementation due to AM-AM, AM-PM, PM-AM, and PM-PM nonlinearity in high-frequency operation [9], [10], [11], [12].

B. Polar Transmitters

In polar transmitters, the complex BB signal is expressed in terms of polar coordinates, that is, the amplitude A(t) and




Fig. 2. Vector diagrams of (a) outphasing modulation and (b) multilevel outphasing modulation in the complex plane.

phase $\phi(t)$, thus losing the bandlimited property of the Cartesian I/Q signal. The corresponding high-frequency modulated signal can be expressed as

$$V(t) = A(t) \cdot \cos(\omega_c t + \phi(t)) \tag{2}$$

where the relationship between the two transmitter architectures is given by

$$A(t) = \sqrt{I(t)^2 + Q(t)^2}$$
 (3)

$$\phi(t) = \tan^{-1} \frac{Q(t)}{I(t)}.$$
(4)

The polar components, i.e., the amplitude A(t) and the phase $\phi(t)$ for this transmitter architecture, are often realized by the coordinate rotation digital computer (CORDIC) algorithm [13], which converts the I/Q data into AM-PM data and can be implemented in the digital domain using a digital signal processor [14], [15], [16], [17], [18].

C. Outphasing Modulation

Modern BB modulations such as orthogonal frequencydivision multiplexing (OFDM) provide signals with high peak-to-average power ratio (PAPR). To transmit these signals at high power, the PA is required to operate in the linear region inefficiently with large power backoff. However, outphasing is a technique that applies phase modulation to achieve linear amplification efficiently [19], [20]. The outphasing modulation technique uses the summation of two complex vectors with constant amplitude and different phase modulation, as opposed to the traditional polar transmitter, as shown in Fig. 2(a). These vectors are represented as follows [19], [21]:

$$S_1(t) = \frac{1}{2}\cos(\omega_c t + \phi(t) + \theta(t))$$

$$S_2(t) = \frac{1}{2}\cos(\omega_c t + \phi(t) - \theta(t))$$
(6)

$$S_2(t) = \frac{1}{2}\cos(\omega_c t + \phi(t) - \theta(t)) \tag{6}$$

$$V(t) = S_1(t) + S_2(t) (7)$$

where V(t) is the modulated RF signal, $S_1(t)$ and $S_2(t)$ are two constant-envelope signals, and $\theta(t)$ is the outphasing angle defined by the normalized amplitude output A(t)

$$\theta(t) = \cos^{-1} A(t). \tag{8}$$

Due to the linear operation of PA in RF front-end, highthroughput, low-power, high-accuracy digital outphasing transmitters have been designed for millimeter-wave applications in recent years [22], [23].




Fig. 3. Functional block diagram of the proposed DSP hardware.

D. Multilevel Outphasing Modulation

To decrease the signal dynamics in phase and increase the power efficiency in the outphasing architecture, which is related to the fundamental constraints of the RF components of a transmitter, a multilevel outphasing architecture has been proposed [24], [25], [26]. In this case, the power efficiency is increased using discrete amplitude levels $A_{\rm MOP}(t)$ and is expressed as

$$V(t) = A_{\text{MOP}}(t)(S_1(t) + S_2(t))$$
(9)

where $A_{\text{MOP}}(t)$ represents equally spaced discrete amplitude levels and is defined by

$$A_{\text{MOP}}(t) = \frac{A_{\text{mo}}(t)}{2A_{\text{max}}} \tag{10}$$

$$A_{\text{mo}}(t) = \lceil A(t)A_{\text{max}} \rceil \tag{11}$$

where A_{max} is the maximum of discrete amplitude levels, and the outphasing angle $\theta(t)$ in this case is described as

$$\theta(t) = \cos^{-1} \frac{A(t) \cdot A_{\text{max}}}{A_{\text{mo}}(t)}.$$
 (12)

E. Emerging Transmitter Architectures

In addition to the four classic transmitter architectures described above, which are supported by the reconfigurable DSP hardware generator proposed in this work, there are other emerging transmitter architectures of interest, which are briefly described below. The multiphase architecture aims to increase the power efficiency of the PA by reducing the adjacent LO phases that are smaller than $\pi/2$ [27], [28]. The hybrid polar I/Q architecture, on the other hand, benefits from the superior RF-DAC drain efficiency of the digital polar architecture and the relaxed tuning range of the phase modulator due to the matched I/Q components of the constrained phase [29]. The RF-PWM architectures benefit from the amplitude-based pulsewidth modulation. However, generating a narrow pulse at the RF front-end becomes difficult [30]. Finally, RF-QAM uses power amplification of the quadrature phase shift keying (QPSK) signal directly in the RF domain before combining it to facilitate linearity of the PA [31]. The hardware for these emerging architectures can be supported by chisel-based generators like the one proposed, but they are not covered in this work.

III. RECONFIGURABLE SIGNAL PROCESSOR

This section describes the hardware implementation of the reconfigurable signal processing unit that supports the Cartesian, polar, outphasing, and multilevel outphasing modulation schemes, as well as their respective architectural features. Fig. 3 shows the data path of the input BB signals (I(t)) and Q(t)) through the two main components of the implemented transmitter DSP hardware, namely, the interpolation filters that support sample rate conversion (SRC) ratios of up to 128 and the signal component separator (SCS) that supports signal conversion for multiple modulation schemes. The proposed DSP hardware includes a unified control bus to control various operating parameters of the internal signals within the modules and a configurable clock divider to provide divided clocks from a $f_{Clk} = 4$ GHz clock input. Table I shows the configurable clock divider output for n = 2 and k = 4 for different modules of the DSP hardware. The programmable interpolator chain, together with the reconfigurable hardware generator for SCS, acts as an enabler for the next-generation linear amplification using nonlinear component (LINC) transmitters [21].

A. Interpolation Filters

For systems with nonlinear signal transformations, i.e., polar and outphasing systems, the bandwidth of the BB signal increases by five—ten times the bandwidth of the Cartesian signal, which is often referred to as the bandwidth expansion. Therefore, the BB signal must be interpolated as shown in Fig. 1 to account for the increased bandwidth and avoid aliasing of the images in the RF components of the transmitter [32]. In this work, we determine the interpolation factor required for a given carrier modulation based on the EVM specified in the 5G NR technical data sheet [1] for the respective modulation techniques, while allowing enough margin to cover the performance degradation expected due to impairments and nonidealities in the analog/RF circuits. The calculations are performed by means of numerical simulations using the developed system model.

Interpolation of a signal can be performed both in the frequency domain and in the time domain. Interpolation in the frequency domain causes additional latency compared with

Component	Input Frequency	Output Frequency
SCS	$f_{\rm Clk}/4$	f_{Clk}
CIC	$f_{\rm Clk}/2$	$f_{\rm Clk}/4$
HBF ₃	$f_{\rm Clk}/4$	$f_{\rm Clk}/2$
HBF ₂	f _{Clk} /8	$f_{\rm Clk}/4$
HBF ₁	$f_{\text{Clk}}/16 = f_{\text{s.bb}}$	$f_{\rm Clk}/8$

interpolation in the time domain [33]. In the time-domain SRC, the input data are upsampled and passed to a digital low-pass filter. Interpolation of a signal by an integer factor L in time is achieved by inserting L-1 zeros between successive values of the signal. To eliminate the images of the BB signal at π/L intervals resulting from the insertion of (L-1) zeros into successive samples, a low-pass filter with a frequency response of $H_L(\omega_v)$ is required, as follows:

$$H_L(\omega_y) = \begin{cases} C, & 0 \le x \le \pi/L \\ 0, & \text{otherwise} \end{cases}$$
 (13)

where C is a scaling factor to normalize the output signal and is equal to L. $\omega_y = \omega_{bb}/L$ is the interpolated angular frequency and ω_{bb} is the angular frequency of the input BB signal.

To meet the requirements of ACLR and EVM for different BB modulations in the 5G NR standard [1], configurable SRC ratios are required to achieve multiple interpolation factors. The minimum integer oversampling ratio that can be achieved in digital circuits is 2. To efficiently enable multiple interpolation ratios, a configurable interpolator chain consisting of three half-band filters (HBFs) followed by a cascaded-integrator comb (CIC) filter is used in this work. The three cascaded HBFs provide the necessary oversampling ratio for the CIC filter to avoid the passband drop within the CIC while minimizing the computational cost in terms of area and power consumption since the HBFs require significantly fewer multipliers compared with a regular FIR filter with similar specifications. In this work, a configurable deserializer is designed within the interpolator to obtain the interpolated output from different cascaded stages of the interpolation chain to obtain different interpolation factors, namely, 2, 4, 8, 16, 24, ..., 128. Fig. 4 shows the frequency responses of the three cascaded HBFs and one CIC filter used in this work. The first HBF has a cutoff frequency at $(f_s/8)$, while the second and third HBFs have cutoff frequencies at $(f_s/4)$ and $(f_s/2)$, respectively. Here, f_s is the maximum interpolated sampling frequency of the signal, which in this work is 4 GHz. The cutoff frequency of the first HBF, which is at $(f_s/8)$, eliminates the need for a CIC droop compensation filter, allowing us to implement an efficient configurable interpolation chain without an additional FIR droop compensation filter running at high

1) Half-Band FIR Filter Design: Linear-phase HBFs are used for interpolation in multirate filter applications [34], [35], [36]. To achieve the oversampling ratio required by the CIC filter, this work uses three cascaded HBFs, each with an interpolation factor of 2 and increasing attenuation stop




Fig. 4. Frequency response of the interpolation filter stages.

TABLE II
PARAMETERS FOR HALF-BAND INTERPOLATORS

Interpolator	Coeff	Gains	Zeros	Multipliers
1	31	17	14	8
2	15	9	6	4
3	7	5	2	2
Total	53			14

bands, for efficient implementation. In this case, the polyphase implementation of the odd symmetric HBF of type-II is realized for high area and power efficiency [37]. Fig. 3 shows the functional block diagram of the interpolator, where the output is designed to bypass the different stages of the HBFs depending on the required interpolation factor.

To increase power efficiency, the polyphase realization of FIR filters is implemented, as shown in the circuit diagram in Fig. 5, which allows us to operate the FIR filters at a frequency that matches the input sampling rate. In this work, 60-dB suppression is achieved for images recurring at $(\pi/16)$ in the frequency domain. Because of the symmetry of HBFs around their central coefficient, the number of multipliers can be halved using a direct transpose FIR filter structure. This is expressed as follows:

$$H_{\text{hbf3}}(z) = b_0 + b_1 z^{-1} + b_2 z^{-2} + b_3 z^{-3} + b_4 z^{-4} + b_5 z^{-5} + b_6 z^{-6}$$

= $b_0 (1 + z^{-6}) + b_2 (z^{-2} + z^{-4}) + z^{-3}$ (14)

where $H_{\rm hbf3}(z)$ is the transfer function of the third HBF and b_0, b_1, \ldots, b_6 are the coefficients of the FIR filter, $b_1 = b_5 = 0$ and $b_0 = b_6, b_2 = b_4, b_3 = 1$. The odd-symmetric nature of the half-band FIR filters can reduce complexity, as shown in (14) and as illustrated by the circuit diagram in Fig. 5.

Similarly, the other HBFs $(H_{hbf1}(z))$ and $H_{hbf2}(z))$ were designed using the principle of maximum efficiency for power consumption and area. The total number of interpolation coefficients required and the number of multipliers needed in these HBFs are listed in Table II.

2) Cascaded Integrator-Comb Filter Design: CIC filters are computationally efficient linear phase low-pass filters and are often used in interpolation structures [38], [39]. To achieve attenuation of the images below 60 dB [40] and a balanced implementation between power consumption, speed, and area, a CIC filter of order N=3 is used in this work. The transfer





Fig. 5. Circuit diagram of HBF₃.



Unrolling of the integrator by unrolling factor k = 4.

function of the implemented filter is expressed as

$$H(z) = \left[\frac{1 - z^{-L}}{1 - z^{-1}} \right]^3. \tag{15}$$

As a third-order filter, the CIC has three stages of cascaded comb filters clocked at (f_s/L) , where L is the interpolation factor, followed by three stages of integrators running at a frequency of $f_s = 4$ GHz. Since the integrators run near the operational frequency of the digital design, the integrators can be unrolled by an integer factor k, allowing the integrators to run at a frequency of f_s/k while meeting the timing requirements of the circuit design. However, increasing the unrolling factor k increases the number of parallel paths and the critical path of the circuit operating at lower frequencies. The number of parallel adders and sequential elements also increases as the value of k increases to compensate for the larger critical path, which may result in slightly higher area and power consumption. In this work, an unrolling factor of k = 4 is used to account for the tradeoff between area and power, as shown in the schematic in Fig. 6. Unrolling the integrators for an integer factor of k can be done as follows:

$$y(kn) = x(kn) + x(kn - 1) + x(kn - 2) + x(kn - 3) + \dots + y(kn - (k - 1)) + y(kn - k)$$
$$y(kn - 1) = x(kn - 1) + x(kn - 2) + \dots + y(kn - k)$$
$$y(kn - 2) = x(kn - 2) + x(kn - 3) + \dots + y(kn - k)$$
$$\vdots$$
$$y(kn - (k - 1))$$
$$= x(kn - (k - 1)) + y(kn - k).$$
(16)

B. Signal Component Separator

An SCS block is required to perform complex mathematical operations to compute phase and amplitude signals from the interpolated I(t) and Q(t) signals for multiple modulation schemes. The implementation of SCS is efficiently done with a CORDIC module [41], which is used to calculate the phase $\phi(t)$ and the amplitude A(t) for polar transmitters [see (4) and (3)], and a CORDIC-based module is used to compute outphasing phases, $\theta(t)$ for outphasing transmitters [see (8)]. To alleviate the scaling problem of the rotation vector when computing the inverse cosine for outphasing transmitters, the double iteration algorithm is implemented in this work due to its improved accuracy [42]. The algorithm is given by

$$\begin{pmatrix} x_{n+1} \\ y_{n+1} \end{pmatrix} = \begin{pmatrix} 1 & -d_n 2^{-n} \\ d_n 2^{-n} & 1 \end{pmatrix} \begin{pmatrix} x_n \\ y_n \end{pmatrix}$$
 (17)

$$\theta_{n+1} = \theta_n + d_n \tan^{-1} 2^{-n}$$
 (18)

$$\theta_{n+1} = \theta_n + d_n \tan^{-1} 2^{-n} \tag{18}$$

$$t_{n+1} = t_n + t_n 2^{-2n}. (19)$$

As $n \to 0, 1, 2, 3, ..., \infty$, $\theta_n \to \cos^{-1} t$, and $\theta_0 = 0, x_0 = 0$ 1, $y_0 = 0$, $t_0 = t$ are the initial values for the angle, coordinates of the rotating vector, and input to the inverse cosine function, respectively. Also, $t \in [-1, 1]$ and d_n is defined as

$$d_n = \begin{cases} \operatorname{sign}(y_n), & \text{if } x_n \ge t_n \\ -\operatorname{sign}(y_n), & \text{otherwise.} \end{cases}$$
 (20)

System-level simulations revealed an acceptable value of n =15 to achieve a minimum error rate in the computation of the inverse tangent and cosine functions. The output phase signals ϕ , $\phi_1 = \phi + \theta$, and $\phi_2 = \phi - \theta$, as shown in (4) and (5), must be rotated from $[-\pi, \pi]$ to $[0, 2\pi]$ to convert them into 7-bit phase signals. For this purpose, the sign of the phase signals is continuously monitored. If it is negative, the resulting phase is summed with 2π as $\cos(2\pi + \theta) = \cos\theta$. However, in the case of multilevel outphasing modulation, the SCS requires additional hardware to calculate the different amplitude levels $A_{\text{MOP}}(t)$, as shown in (9). In the case of nonlinear modulation schemes, namely, polar, outphasing, and multilevel outphasing, the pipeline delay is balanced between the amplitude A(t), $A_{\text{MOP}}(t)$ and the phase angle ϕ , ϕ_1 , ϕ_2 paths to avoid any delay mismatch between the amplitude and phase signals. To increase the throughput of the SCS, this work implements pipelined hardware with a series of shift and add operations for the CORDIC algorithms instead of feedback structures, at the cost of increased hardware resources. However, like the integrators in the CIC filter, the SCS needs to be time-interleaved to operate at a high clock frequency. In this work, we timeinterleaved the SCS by the same factor k, that the integrator in the CIC filter is unrolled. Fig. 7 shows the configurable architecture of the time-interleaved SCS, where each SCS module runs at a frequency of (f_s/k) , with the output data sampled by a multiplexer at a frequency of f_s .

IV. HARDWARE GENERATOR AND VERIFICATION

The DSP hardware generator for multiple modulations was developed using CHISEL [43] in the TheSyDekick (TheSDK) environment.




Fig. 7. Time-interleaving of the SCS module.




Fig. 8. Block diagram of the TheSDK framework [44].

A. TheSDK Environment

The SDK is a python-based simulation, design, and test framework for integrated circuits [44]. The python-based environment benefits from the high-level object-oriented programming language for system modeling. In this work, The SDK is used to develop subentity classes for the transmitter that houses reconfigurable DSP, enabling modular and closed-loop design exploration and optimization with real hardware. The SDK aims to model hardware according to the "test first" design principle [44]. The design phase begins with a high-level behavioral model and system testbench for the design under test. Since the environment aims at modular hardware development, each module can be used as an entity class for both the python system model/circuit system model (py) and the hardware models (rtl), as shown in Fig. 8. This enables connection between different components with pointers and also between the signal source and the signal analyzer. In our work, TheSDK is used to develop the hardware model of a reconfigurable DSP in a transmitter chain.

B. Reconfigurable Hardware Generator

Fig. 9 shows the block diagram of our transmitter chip model in TheSDK environment. Different parameters (the operation and generation) for both the hardware model and the circuit system model in each module of the transmitter can be used to evaluate the performance of the reconfigurable DSP. In addition to system evaluation, each subsystem can be verified individually and the performance degradation of each submodule can be measured along the data path, compared with the circuit system model. The reconfigurable DSP hardware was developed using CHISEL [43], which uses Scala to support the highly parameterized circuit generator, which is a




Fig. 9. Block diagram of the 5G transmitter chip model in TheSDK.

weakness of traditional HDLs. In our implementation of the reconfigurable DSP hardware generator, there are two sets of configurable parameters, as shown in Fig. 9. One set of the parameters includes the hardware operation parameters that can be run-time reconfigured on the hardware synthesized by the hardware generator during the operation of the transmitter, whereas the other set includes the hardware generation parameters which are used to reconfigure the DSP hardware generator to generate hardware of a particular architecture. As an example, we illustrate the generation capability of one of the highly parameterized subsystems, the SCS. In Chisel, the basic configurable generator parameters for the SCS subsystem, i.e., modulation type (SCSType), output resolution (SCSOutRes), and the number of parallelizations of the SCS module (SCSPar), can be defined as follows.

```
object SCSParams{
  val SCSType = 3
  val SCSOutRes= 7
  val SCSPar = 4
}
```

where SCSType = 3 represents multilevel outphasing modulation, SCSOutRes = 7 denotes the output resolution used in this work, and SCSPar = 4 defines the number of time-interleaved instances for the SCS module.

The main class for the SCS generator component can be defined with the desired configurable parameters, as mentioned earlier, along with some other parameters, namely, the input resolution (SCSInRes) and the number of amplitude levels (SCSAmpLvl). These parameters are then passed to various classes within the SCS class for hardware generation as follows.

```
class SCS(scs_type:Int = SCSParams.SCSType,
  scs_inRes:Int = SCSInRes,
  scs_outRes:Int = SCSParams.SCSOutRes,
  scs_ampRes:Int = SCSAmpLvl,
  scs_par:Int = SCSParams.SCSPar
  ) extends Module{
  \ldots
```

The first programmable parameter, **scs_type**, is enumerated for different modulation techniques, and the pseudostate

Algorithm 1 Pseudostate Machine for the Enumerated Values of Modulation Type (SCSType)

```
if SCSType → 0 then
scs_single ← Cartesian
else if SCSType → 1 then
scs_single ← Polar
else if SCSType → 2 then
scs_single ← Outphasing
else if SCSType → 3 then
scs_single ← Multilevel outphasing
end if
```

machine for generating different architectures for different modulation techniques is shown in Algorithm1.

The variable $\mathbf{scs_single}$ is generated with the clock domain of f_s/k , as can be seen in Fig. 7, with an entity core for different modulation techniques, namely, Cartesian, polar, outphasing, and multilevel outphasing, depending on the value of $\mathbf{scs_type}$. For each modulation scheme, the entity core ($\mathbf{scs_single}$) is pipelined to balance any delay mismatch between the amplitude and phase paths. However, outphasing and multilevel outphasing modulation share the same entity core in this work to enable operation in LINC transmitters.

The second configurable generator parameter, scs_outRes , maps the output phase signals from $[-\pi, \pi]$ to $[0, 2\pi]$ with a quantization step depending on the generator parameter scs_outRes for polar, outphasing, and multilevel outphasing techniques.

Finally, the configurable parameter **scs_par** generates the number of registers within the deserializer in the interpolator module and creates multiple instances of the SCS module to be parallelized. The parallelization of SCS is performed in this work as follows.

```
val scs = (0 until scs_par).map(x =>
scs_single.io).toList
```

The variable **scs** is generated as a list of the module scs_single, and the number of instances in the list is defined by the parameter scs_par.

C. Simulation Results

To explore the configurability and modularity of TheSDK, the hardware model (rtl) for reconfigurable DSP is simulated as part of the transmitter chip model for different configuration and generation parameters. The performance of the system for multiple modulation schemes is evaluated using the EVM and the ACLR with a 7-bit output amplitude and phase signals. Fig. 10 shows the performance of the hardware DSP for multiple carrier modulations generated using the hardware generation parameters of the reconfigurable DSP HW Gen. and for multiple BB subcarrier modulations, namely, BPSK, 4-QAM, 16-QAM, 64-QAM, and 256-QAM, configured using the hardware operation parameters of the BB signal generator. Whereas in Fig. 11, the performance of the hardware DSP is shown for multiple carrier modulations generated using the hardware generation parameters of the reconfigurable DSP HW Gen. The performance of the DSP hardware is also




Fig. 10. EVM and ACLR performance of reconfigurable DSP HW Gen. with BB modulation sweep.

evaluated for multiple carrier bandwidths (10-100) MHz in 5G FR1 and (50-400) MHz in the FR2 frequency range, while the other configuration parameters remain unchanged across different cases. In Fig. 12, on the other hand, only the interpolator chain of the reconfigurable DSP is evaluated as a hardware model (rtl) for different BB modulation schemes of the BB signal generator, while the other subsystems of the DSP are from the circuit system model (py). It can also be seen from Fig. 12 that the degradation in terms of EVM and ACLR of the interpolator hardware unit is the same for different carrier modulations compared with the circuit system model. The difference in the values of EVM and ACLR is due to the quantization error between the finite-precision interpolator hardware (rtl) and the python-implemented ideal behavior model of the transmitter. The interpolator hardware uses different fixed-point resolutions at different stages of the filter for maximum area efficiency, while the python model uses floating-point resolution.

V. SYNTHESIZED PERFORMANCE

The fixed-point implementation of the reconfigurable DSP hardware was synthesized in 5-nm technology node and simulated using TheSDK. The master clock frequency of the entire digital signal processor is 4 GHz and is divided internally using a programmable clock divider for multiple clock domains. The performance of the synthesized system for multiple modulation schemes is also evaluated using the EVM and ACLR. The hardware resource utilization and power consumption of different hardware architectures for multiple modulations generated by the proposed hardware generator are also discussed in this section.

A. Number Representation and Reduction in Switching Activity

The normalized BB signal corresponding to the 5G NR communication standards was generated using the BB signal generator. To feed the normalized in-phase (I) and quadrature signal (Q) into the hardware as 16-bit input signals, we scale the input data to fit a signed fractional Q format [45]db@TI




Fig. 11. ACLR and EVM performance of reconfigurable DSP HW Gen. with BB bandwidth (a) FR1 and (b) FR2, respectively.

, as mentioned in our earlier work [46]. Fig. 13(a) shows the Q(1.14) format used in this work, where 14 bits are reserved for the fractional part of the input data, along with 1 bit for the integer and 1 for the sign bit. In our scaling method of Q(1.14) representation, an additional 10% reduction in the switching activity of the sequential elements of the digital design is observed compared with a signed integer Q(15.0) representation. This choice trades a slight reduction in precision to obtain a reduction in power consumption by reducing switching activity.

The module within the DSP hardware that contributes most to the reduction in switching activity is the SCS, as can be seen in Fig. 13(b). The SCS module accounts for more than 80% of the switching activity in the hardware due to the presence of multiple time-interleaved instances. Fig. 13(c) shows the switching efficiency of the different submodules for different modulations in the reconfigurable DSP hardware. It can be seen that most of the switching efficiency comes from the SCS module in the outphasing architecture. The switching efficiency in the outphasing architecture comes mainly from




Fig. 12. EVM and ACLR performance comparison between the rtl model of the interpolator submodule and the python model of the same for different carrier modulation with BB modulation sweep.

the CORDIC-based module to calculate the outphasing angles from a single amplitude level instead of multiple amplitude levels, which requires more switching activity in multilevel outphasing (multi_op) compared with the other submodules.

B. Summary of Post-Synthesis Performance

EVM and ACLR are evaluated for the synthesized reconfigurable digital signal processor using a 200-MHz 64QAM 5G NR signal as BB input. Table III, shows the comparison between the ideal python-system model (S/W) and the synthesized hardware model (H/W) of the DSP for 7-bit phase and amplitude signals, for different modulation schemes and different interpolation factors, namely, 16, 8, and4. The difference between the S/W and the H/W values of the EVM is due to the quantization error of the finite-precision hardware. However, the increasing interpolation factor for different BB modulations results in a lower EVM value because of a better reconstruction of the BB signal, achieved mainly from higher sample rates while using the same signal precision.

Similar to EVM measurement, the lower ACLR (ACLR₁) and the higher ACLR (ACLR₂) to the center frequency are also compared for both the python-system model (S/W) and the synthesized hardware model (H/W) of the proposed reconfigurable DSP hardware for multiple modulation architectures in Table IV. As with the EVM measurement, the difference between the software-based and hardware-based values of the ACLR is mainly due to the quantization error from finite-precision hardware. However, the difference is more pronounced for Cartesian modulation because, in the hardware implementation, each stage of the interpolation filters uses different fixed-point resolutions for maximum area efficiency, while in software model floating-point precision is used.

C. Area and Power

Area and power are among the most important design parameters in digital design, as optimizing both requires




Fig. 13. (a) Representation of fixed-point data type with separate integer and fractional part of input data, (b) switching activity for reconfigurable hardware generator, and (c) switching reduction due to Q(1.14) of different components compared with Q(15.0) for different modulation techniques.

TABLE III

EVM CALCULATION OF SOFTWARE (S/W) AND HARDWARE (H/W)

MODEL OF THE DSP FOR A 64-QAM 200-MHz BB SIGNAL

Modulation	Interpolation	EVM	EVM
Type	factor	(S/W)	(H/W)
	16	0.74%	0.78%
Multilevel Outphasing	8	1.01%	0.99%
	4	1.24 %	1.24%
	16	1.55%	1.63%
Outphasing	8	2.25%	2.26%
	4	2.78 %	2.72%
	16	0.96%	1.36%
Polar	8	1.31%	1.67%
	4	1.67 %	1.88%
	16	1.12%	1.95%
Cartesian	8	1.22%	2.23%
	4	1.27%	2.43%

certain tradeoffs and depends on the frequency of operation. However, a designer must find a balance between the two, since in high-speed DSP applications most of the power is lost in the sequential elements. In this work, to reduce

TABLE IV

ACLR PERFORMANCE OF SOFTWARE (S/W) AND HARDWARE (H/W)

MODEL OF THE DSP FOR A 64-QAM 200-MHz BB SIGNAL

	Multilevel-O	utphasing M	odulation	
Interpolation	ACLR ₁ (dB)		ACLR ₂ (dB)	
factor	(S/W)	(H/W)	(S/W)	(H/W)
16	48.53,	47.5, 47.9	48.52,	48.1, 48
	48.46		48.98	
8	45.98,	45.83,	46.13,	46.32,
	45.98	46.01	46.58	46.52
4	43.55,	43.64,	45.32,	45.41,
	43.44	43.48	45.24	45.06
	Outpha	asing Modula	tion	
Internalation	ACLR	(dB)	$ACLR_2$ (dB)	
Interpolation factor	(S/W)	(H/W)	(S/W)	(H/W)
16	41.6, 41.7	39.5, 39.4	41.9, 42	41.2,
				41.04
8	38.91,	39.14,	39.5, 39.3	39.63,
	38.97	39.19		39.56
4	36.43,	34.37,	38.15,	36.2, 36.2
	36.55	34.37	38.04	
		ar Modulation		
Interpolation	ACLR	1 (dB)	ACLR ₂ (dB)	
Interpolation factor	(S/W)	(H/W)	(S/W)	(H/W)
16	46.5, 46.7	43.6, 43.8	46.6, 46.6	46.3, 45.7
8	43.7, 43.7	44, 44.2	41.1, 41.1	43.1, 43.1
4	41.3, 41.1	42.8, 43	39.6, 39.7	42.5, 42.5
	Carte	sian Modulat	ion	'
Intornalation	ACLR ₁ (dB)		ACLR ₂ (dB)	
Interpolation factor	(S/W)	(H/W)	(S/W)	(H/W)
16	43.9, 44	38.1, 38.1	49.5, 49.3	42.1, 42
8	44.5,44.5	39.2, 39.2	48.4, 48.2	42.8, 42.7
4	45.1, 45.1	40.6,40.6	49.5, 49.4	45.4, 45.4

TABLE V

Area and Power Comparison in 5-nm Technology Node for Multiple Modulation Techniques

Modulation	Instance	Area	Total Power	
Type	Name	(μm ²)	(mW)	
Cartesian	Interpolator	2261.71	2.96	
	SCS	70.4		
Polar	Interpolator	2879.19	7.37	
1 Olai	SCS	2913,23		
Outphasing	Interpolator	2495.93	12.42	
Outphasing	SCS	8428.42		
Multi-modulation	Interpolator	2622.96	37.2	
	SCS	8543.94	37.2	

power consumption at a high operating frequency, we optimized the interpolation filters and SCS to accommodate fewer sequential units. However, to meet the timing constraints in high-frequency operation, part of the DSP processor, i.e., the SCS, had to be replicated multiple times to take advantage of time interleaving, resulting in increased hardware resource requirements.

The implementation of the proposed modulation architectures generated by the reconfigurable DSP hardware generator was synthesized in a 5-nm technology node. The results are summarized in Table V. In this work, the design of the interpolator is the same for different transmitter architectures.

TABLE VI
DSP HARDWARE PERFORMANCE WITH PRIOR ARTS

Prior	CMOS	Architecture	Frequency	Power
Arts	Process		(GHz)	(mW)
S. Jiang	65nm	Digital	0.9	28.11
et al. [17]	OSIIII	polar	0.9	26.1
Y. Liu	55nm	Digital	0.19	12
et al. [18]	331111	polar	0.19	12
D. Li.	65nm	Outphasing	0.92	96.5 ¹
et al. [22]	OSIIII	Outphasing	0.52	90.5
G. S. Franco	28nm	Outphasing	1.96	57.21
et al. [23]	201111	Outphasing	1.50	(only SCS)
J. Lemberg	28nm	Triphasing	1.9	
et al. [47]	201111	Triphasing	1.5	189
A. Ghosh	22nm	Multi-modulation	4	1421
et al. [46]	FDSOI	With-modulation		142
		Digital polar	4	7.371
This Work	5nm	Outphasing	4	12.42 ¹
1.6' 1.4'	14.	Multi-modulation	4	37.21

1 Simulation results

The difference in the area values in Table V comes from the variations in the optimization process of the circuit design tool for different modulation schemes. For the SCS module, on the other hand, the difference comes from the signal processing requirements for different carrier modulations. Table V also shows that the area for outphasing and multimodulation is four times that for polar, which is due to the time interleaving architecture to meet the circuit design timing requirements. Since power consumption is directly proportional to area at constant clock frequency, the Cartesian architecture consumes the least power due to the absence of coordinate conversion hardware. In contrast, the multimodulation architecture, which supports outphasing, multilevel outphasing, and Cartesian modulation techniques, consumes the most power.

D. Hardware Performance With Prior Art

Direct comparison of the performance of the proposed configurable hardware supporting multiple modulation/architectures synthesized toward a 5-nm CMOS technology with other works from literature, which varies in architectures supported and in technology, is challenging. Furthermore, the comparison is difficult also due to the limited information on the power-to-performance parameters specifically of the digital front-end for different transmitter architectures in other works. Nevertheless, a comparison of the simulated performance of the proposed work with other relevant state-of-the-art digital front-end systems (BB only) is provided in Table VI.

It can be seen that the area consumption for the multimodulation DSP processor synthesized toward the 5-nm technology node in this work has decreased by about 90.96% compared with our previous work [46], where a similar and comparable hardware operating at similar speeds is synthesized toward a 22-nm CMOS process. The hardware in 5 nm also consumes about 73% less power than the implementation in 22 nm. These improvements can mostly be attributed to the benefits of technology scaling, further emphasizing the need for a highly reconfigurable hardware generator to enable low-cost porting

of hardware across different technologies. The proposed digital front-end hardware for different transmitter architectures generated by a reconfigurable DSP hardware generator and synthesized in the state-of-the-art CMOS process demonstrates the efficiency and flexibility that can be achieved while designing a high-performance, low-power digital signal processor for next-generation communication systems.

VI. CONCLUSION

This article proposes a universal design method for a reconfigurable signal processing hardware generator for multiple transmitter architectures. The DSP hardware generator supports a low-power, high-speed reconfigurable digital signal processor that includes a flexible hardware generator for multiple modulation schemes. The generated hardware for the reconfigurable DSP includes an interpolation chain for upsampling the BB signal and an SCS for nonlinear conversions of the BB signal for polar, outphasing, and multilevel outphasing modulation schemes. Multiple architectures for the reconfigurable DSP are synthesized in a 5-nm technology node. The generated hardware for multimodulation DSP achieves an EVM of 0.78% and an ACLR of -48 dB for multilevel outphasing modulation with a 200-MHz 5G NR BB signal. The proposed hardware for multimodulation consumes about 73% less power than our previous implementation [46] synthe sized at the 22-nm technology node at an output sampling rate of 4 GHz. The proposed hardware generator is not only a generator for multiple transmitter architectures but also can be configured to have multimodulation output with an output sampling rate of up to 128 compared with the BB frequency. The reconfigurable DSP hardware generator presented in this work enables efficient development of nextgeneration millimeter-wave transmitters for 5G and beyond communications systems.

REFERENCES

- Base Station (BS) Radio, document TS 138 104, V15.14.0-5G, 3GPP, May 2019. [Online]. Available: https://www.etsi.org/deliver/ etsi_ts/138100_138199/138104/15.14.00_60/ts_138104v151400p.pdf
- [2] J. Mitola, "The software radio architecture," *IEEE Commun. Mag.*, vol. 33, no. 5, pp. 26–38, May 1995.
- [3] F. Harris, "Digital signal processing in radio receivers and transmitters," Int. J. Wireless Inf. Netw., vol. 5, no. 2, pp. 133–145, 1998.
- [4] Synopsys. Arc HS44, HS46 and HS48 Processors. Accessed: Feb. 3, 2023. [Online]. Available: https://www.synopsys.com/dw/ipdir. php?ds=arc-HS44-HS46-HS48
- [5] S.-C. Lin, K. Chuang, C.-W. Chang, and J.-H. Chen, "Efficient interpolation method for wireless communications and signal processing applications," *IEEE Trans. Microw. Theory Techn.*, vol. 69, no. 5, pp. 2753–2761, May 2021.
- [6] R. Levinger, E. Shumaker, R. Banin, A. Ravi, and O. Degani, "The rise of the digital RFIC era: An overview of past and present digital RFIC advancements," *IEEE Microw. Mag.*, vol. 23, no. 12, pp. 71–85, Dec. 2022.
- [7] R. B. Staszewski, "Digitally intensive wireless transceivers," *IEEE Design Test Comput.*, vol. 29, no. 6, pp. 7–18, Dec. 2012.
- [8] H. V. H. Holma and P. Mogensen, "Extreme massive MIMO for macro cell capacity boost in 5G-advanced and 6G," Nokia Bell Labs., Espoo, Finland, White Paper CID210786, 2023. [Online]. Available: https://onestore.nokia.com/asset/210786
- [9] V. Giannini, M. Ingels, T. Sano, B. Debaillie, J. Borremans, and J. Craninckx, "A multiband LTE SAW-less modulator with -160dBc/Hz RX-band noise in 40 nm LP CMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2011, pp. 374–376.

- [10] M. Ingels, Y. Furuta, X. Zhang, S. Cha, and J. Craninckx, "A multiband 40 nm CMOS LTE saw-less modulator with -60dbc C-IM3," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2013, pp. 338–339.
- [11] V. Bhagavatula et al., "A SAW-less reconfigurable multimode transmitter with a voltage-mode harmonic-reject mixer in 14 nm FinFET CMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2017, pp. 220–221.
- [12] R. Bhat and H. Krishnaswamy, "Design tradeoffs and predistortion of digital Cartesian RF-power-DAC transmitters," *IEEE Trans. Circuits* Syst. II, Exp. Briefs, vol. 63, no. 11, pp. 1039–1043, Nov. 2016.
- [13] W. Gerhard and R. H. Knoechel, "LINC digital component separator for single and multicarrier W-CDMA signals," *IEEE Trans. Microw. Theory Techn.*, vol. 53, no. 1, pp. 274–282, Jan. 2005.
- [14] R. B. Staszewski et al., "All-digital PLL and transmitter for mobile phones," *IEEE J. Solid-State Circuits*, vol. 40, no. 12, pp. 2469–2482, Dec. 2005.
- [15] Z. Boos et al., "A fully digital multimode polar transmitter employing 17b RF DAC in 3G mode," in *Proc. IEEE Int. Solid-State Circuits Conf.*, Feb. 2011, pp. 376–378.
- [16] P. Madoglio et al., "A 2.4 GHz WLAN digital polar transmitter with synthesized digital-to-time converter in 14 nm trigate/FinFET technology for IoT and wearable applications," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2017, pp. 226–227.
- [17] S. Jiang, Z. Wang, Z. Chen, Z. Song, and B. Chi, "A low power reconfigurable digital polar transmitter for IoT applications," in *Proc. Int. Conf. Electron Devices Solid-State Circuits (EDSSC)*, Oct. 2017, pp. 1–2.
- [18] Y. Liu et al., "Multimode baseband signal processing module of a digital polar transmitter for IoT applications," in *IEEE MTT-S Int. Microw.* Symp. Dig., May 2018, pp. 1–4.
- [19] H. Chireix, "High power outphasing modulation," Proc. Inst. Radio Eng., vol. 23, no. 11, pp. 1370–1392, Nov. 1935.
- [20] F. Raab, "Efficiency of outphasing RF power-amplifier systems," *IEEE Trans. Commun.*, vol. COM-33, no. 10, pp. 1094–1099, Oct. 1985.
- [21] D. Cox, "Linear amplification with nonlinear components," *IEEE Trans. Commun.*, vol. COM-22, no. 12, pp. 1942–1945, Dec. 1974.
- [22] D. Li and D. Zhao, "High-throughput low-power area-efficient outphasing modulator based on unrolled and pipelined radix-2 CORDIC," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 28, no. 2, pp. 480–491, Feb. 2020.
- [23] G. S. Franco, D. G. Pham, and P. Desgreys, "Digital interpolating phase modulator implementation for outphasing PA," in *Proc. 18th IEEE Int. New Circuits Syst. Conf. (NEWCAS)*, Jun. 2020, pp. 259–262.
- [24] S. Chung, P. A. Godoy, T. W. Barton, E. W. Huang, D. J. Perreault, and J. L. Dawson, "Asymmetric multilevel outphasing architecture for multi-standard transmitters," in *Proc. IEEE Radio Freq. Integr. Circuits Symp.*, Jun. 2009, pp. 237–240.
- [25] J. Laskar, K. Lim, J. Hur, K. Kim, O. Lee, and C.-H. Lee, "Emerging multi-level architectures and unbalanced mismatch calibration technique for high-efficient and high-linear LINC systems," in *Proc. IEEE Int.* Symp. Circuits Syst., 2010, pp. 821–824.
- [26] H. Moazzen, A. Mohammadi, and R. Mirzavand, "Multilevel outphasing system using six-port modulators and Doherty power amplifiers," *Anal. Integr. Circuits Signal Process.*, vol. 90, no. 2, pp. 361–372, Feb. 2017.
- [27] M. Beikmirza, Y. Shen, L. C. N. de Vreede, and M. S. Alavi, "A wide-band energy-efficient multi-mode CMOS digital transmitter," *IEEE J. Solid-State Circuits*, vol. 58, no. 3, pp. 677–690, Mar. 2023.
- [28] M. Ma, F. You, Z. Xiao, T. Qian, Z. Tang, and S. He, "Design of multiphase Class-G SCPA with enhanced efficiency," in *Proc. IEEE Int.* Symp. Circuits Syst. (ISCAS), Oct. 2020, pp. 1–5.
- [29] T. Buckel et al., "A novel digital-intensive hybrid polar-I/Q RF transmitter architecture," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 65, no. 12, pp. 4390–4403, Dec. 2018.
- [30] C. Berland et al., "A transmitter architecture for nonconstant envelope modulation," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 53, no. 1, pp. 13–17, Jan. 2006.
- [31] M. Oveisi, H. Wang, and P. Heydari, "A study of a millimeter-wave transmitter architecture realizing QAM directly in RF domain," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 70, no. 6, pp. 2243–2256, Jun. 2023.
- [32] F. Wang et al., "Wideband envelope elimination and restoration power amplifier with high efficiency wideband envelope amplifier for WLAN 802.11G applications," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2005, pp. 645–648.

- [33] G. Bi, S. K. Mitra, and S. Li, "Sampling rate conversion based on DFT and DCT," Signal Process., vol. 93, no. 2, pp. 476–486, Feb. 2013. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S0165168412003167
- [34] E. Roverato et al., "A configurable sampling rate converter for all-digital 4G transmitters," in *Proc. Eur. Conf. Circuit Theory Design (ECCTD)*, Sep. 2013, pp. 1–4.
- [35] P. Vaidyanathan and T. Nguyen, "A 'trick' for the design of FIR half-band filters," *IEEE Trans. Circuits Syst.*, vol. CS-34, no. 3, pp. 297–300, Mar. 1987.
- [36] U. Seng-Pan, R. P. Martins, and J. E. Franca, "A novel half-band SC architecture for efficient analog impulse sampled interpolation," in *Proc. IEEE Int. Conf. Electron., Circuits Syst. Surfing Waves Sci. Technol.*, Sep. 1998, pp. 389–393.
- [37] W. Cho, D. Chung, Y. Kim, I. Kim, and J. Jeon, "Design of FIR half-band filter with controllable transition-band steepness," *IEEE Access*, vol. 9, pp. 52144–52154, 2021.
- [38] J. Lemberg et al., "Digital interpolating phase modulator for wideband outphasing transmitters," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 63, no. 5, pp. 705–715, May 2016.
- [39] R. Bhakthavatchalu, V. S. Karthika, L. Ramesh, and B. Aamani, "Design of optimized CIC decimator and interpolator in FPGA," in *Proc. Int. Mutli-Conf. Autom., Comput., Commun., Control Compressed Sens.*, Mar. 2013, pp. 812–817.
- [40] E. Hogenauer, "An economical class of digital filters for decimation and interpolation," *IEEE Trans. Acoust., Speech, Signal Process.*, vol. ASSP-29, no. 2, pp. 155–162, Apr. 1981.
- [41] J. E. Volder, "The CORDIC trigonometric computing technique," IRE Trans. Electron. Comput., vol. 8, no. 3, pp. 330–334, Sep. 1959.
- [42] T. Lang and E. Antelo, "CORDIC-based computation of ArcCos and ArcSin," in *Proc. IEEE Int. Conf. Appl.-Specific Syst.*, Architectures Processors, Jul. 1997, pp. 132–143.
- [43] J. Bachrach et al., "Chisel: Constructing hardware in a Scala embedded language," in *Proc. DAC Design Autom. Conf.*, Jun. 2012, pp. 1212–1221.
- [44] TheSyDeKick—Complete Kit for System-on-Chip Development. Accessed: Feb. 7, 2023. [Online]. Available: https://github.com/ TheSystemDevelopmentKit
- [45] (2003). TMS320C64X DSP Library Programmer's Reference. [Online]. Available: https://www.ti.com/lit/ug/spru565b/spru565b.pdf
- [46] A. Ghosh et al., "Reconfigurable signal processing and DSP hardware generator for 5G transmitters," in *Proc. IEEE Nordic Circuits Syst. Conf.* (NorCAS), Oct. 2022, pp. 1–7.
- [47] J. Lemberg et al., "A 1.5–1.9-GHz all-digital tri-phasing transmitter with an integrated multilevel class-D power amplifier achieving 100-MHz RF bandwidth," *IEEE Journal of Solid-State Circuits*, vol. 54, no. 6, pp. 1517–1527, Jun. 2019.



Agnimesh Ghosh (Student Member, IEEE) received the M.Sc. (Eng.) degree from Lund University, Lund, Sweden, in 2020. He is currently working toward Doctoral degree at the Department of Electronics and Nanoengineering, Aalto University, Aalto, Finland.

His main research interests are linked to architectural development and programmatic hardware generation methodologies for high-speed digital signal processing applications in next-generation digital-intensive wideband transmitters.



Andrei Spelman received the B.Sc. (Tech.) and M.Sc. (Tech.) degrees from Aalto University, Aalto, Finland, in 2019 and 2021, respectively, where he is currently working toward the D.Sc. (Tech.) degree at the Department of Electronics and Nanoengineering.

His main research interests include digital-intensive transmitters for next-generation wireless communication techniques and more specifically digital signal processing for wideband signals



Tze Hin Cheung received the B.Sc. (Tech.) and M.Sc. (Tech.) degrees from Aalto University, Aalto, Finland, in 2017 and 2019, respectively, where he is currently working toward the D.Sc. (Tech.) degree at the Department of Electronics and Nanoengineering.

His main research interests include next-generation wireless communication techniques and more specifically frequency synthesizers and phase modulators. His previous work has been related to open-loop fractional frequency dividers, quantization noise can-

cellation in frequency synthesizer circuits, and phase modulators for wireless systems.



Mikko Valkama (Fellow, IEEE) received the M.Sc. (Tech.) and D.Sc. (Tech.) degrees (Hons.) from Tampere University of Technology, Tampere, Finland, in 2000 and 2001, respectively.

In 2003, he was with the Communications Systems and Signal Processing Institute, SDSU, San Diego, CA, USA, as a Visiting Research Fellow. Currently, he is a Full Professor and the Head of the Unit of Electrical Engineering at newly formed Tampere University. His general research interests include radio communications, radio localization, and radio-

based sensing, with particular emphasis on 5G and 6G mobile radio networks.



Dhanashree Boopathy was born in Tamil Nadu, India, in 1996. She received the B.E. degree in electronics and instrumentation engineering from Panimalar Engineering College (affiliated with Anna University), Chennai, Tamil Nadu, in 2017, and the M.Sc. degree in electrical engineering from Eindhoven University of Technology, Eindhoven, Netherlands, in 2019. She is currently working toward the Ph.D. degree at the Department of Electronics and Nanoengineering, Aalto University, Aalto, Finland.

Her research interests include time-to-digital converters and switch-mode power amplifiers.



Jussi Ryynänen (Senior Member, IEEE) was born in Ilmajoki, Finland, in 1973. He received the M.Sc. and D.Sc. degrees in electrical engineering from the Helsinki University of Technology, Helsinki, Espoo, Finland, in 1998 and 2004, respectively.

He is a Full Professor and the Dean of the School of Electrical Engineering, Aalto University, Aalto, Espoo, Finland. He has authored or coauthored more than 200 refereed journal and conference papers in analog and RF circuit design. He holds seven patents on RF circuits. His research interests include

integrated transceiver circuits for wireless applications.

Prof. Ryynnen has served as a TPC Member for the European Solid-State Circuits Conference (ESSCIRC) and the IEEE International Solid-State Circuits Conference (ISSCC), and as a Guest Editor for the IEEE JOURNAL OF SOLID-STATE CIRCUIT.



Kari Stadius (Member, IEEE) received the M.Sc., Lic. (Tech.), and D.Sc. degrees in electrical engineering from the Helsinki University of Technology, Helsinki, Finland, in 1994, 1997, and 2010, respectively.

He is currently working as a Staff Scientist at the Department of Electronics and Nanoengineering, School of Electrical Engineering, Aalto University, Aalto, Finland. He has authored or coauthored about 200 refereed journal and conference papers, and he holds several patents. His current research interests

include RF and microwave circuits for communications and sensing, and analog and mixed-mode circuit design.



Marko Kosunen (Member, IEEE) received the M.Sc., L.Sc., and D.Sc. degrees (Hons.) from the Helsinki University of Technology, Helsinki, Espoo, Finland, in 1998, 2001, and 2006, respectively.

He is currently a Senior Researcher at the Department of Electronics and Nanoengineering, Aalto University, Aalto, Finland. Academic years from 2017 to 2019, he visited Berkeley Wireless Reserarch Center, UC Berkeley, Berkeley, CA, USA, on Marie Sklodowska-Curie grant from European Union. He has authored and coauthored more than

100 journal and conference papers and holds several patents. His current research interests include programmatic circuit design methodologies, digital-intensive and time-based data converters, and transceiver circuits.



Manil Dev Gomony (Member, IEEE) received the master's degree in electrical engineering from Linkping University, Linköping, Sweden, in 2010, and the Ph.D. degree in electrical engineering from the Eindhoven University of Technology, Eindhoven, Netherlands, in 2015.

He is currently a Senior Researcher at Nokia Bell Labs, Antwerp, Belgium, and an Assistant Professor at the Department of Electrical Engineering, Eindhoven University of Technology. His current research interests include various aspects of

low-power digital hardware design starting from architecture to circuit level, covering different processor architecture types and memory systems.



Vishnu Unnikrishnan (Member, IEEE) received the M.Sc. degree in electrical engineering and the Ph.D. degree in integrated circuits and systems from Linköping University, Linköping, Sweden, in 2012 and 2016 respectively.

He is currently an Assistant Professor at the Department of Electrical Engineering, Tampere University, Tampere, Finland. From 2004 to 2009, he was with Bosch, Bangalore, India. From 2017 to 2021, he was a Postdoctoral Researcher at the Department of Electronics and Nanoengineering,

Aalto University, Aalto, Finland. His current research interests include energyefficient high-performance integrated circuits and systems, radio/wireline transceivers, and digital implementation/enhancement of analog/mixed-signal functions in integrated circuits.