100Gbps chip-level optical interconnect integrated packaging design | IEEE Conference Publication | IEEE Xplore