A 1.2 V Current-Mode RMS-to-DC Converter Based on a Novel Two-Quadrant Electronically Simulated MOS Translinear Loop

A novel current-mode CMOS RMS-to-DC converter using translinear techniques is introduced. It is based on a Squarer/Divider cell that is implemented using an electronically simulated loop with a novel biasing scheme that allows its operation in two quadrants. The cell is designed using a differential input current and a small signal first order filter to implement the voltage averaging, leading to a compact solution that can be used with low voltage supplies. The converter has been fabricated in a standard 130 nm CMOS process, and measurement results are provided to demonstrate the feasibility of the system.