

# High-Efficiency 200-GHz Neutralized Common-Base Power Amplifiers in 250-nm InP HBT

JEFF SHIH-CHIEH CHIEN <sup>id</sup> (Graduate Student Member, IEEE), WONHO LEE <sup>id</sup> (Member, IEEE),  
AND JAMES F. BUCKWALTER <sup>id</sup> (Fellow, IEEE)

(Regular Paper)

Department of Electrical and Computer Engineering, University of California at Santa Barbara, Santa Barbara, CA 93106 USA

CORRESPONDING AUTHOR: Jeff Shih-Chieh Chien (e-mail: schien@ucsb.edu).

This work was supported by the Semiconductor Research Corporation through JUMP Program (ComSenTer).

---

**ABSTRACT** The analysis, design, and measurement of two Indium Phosphide (InP) heterojunction bipolar transistor (HBT) power amplifier (PA) designs are presented at G-band with record efficiency. A pseudo-differential common-base (CB) stage with neutralization capacitors and low-loss coupled-line balun (CLB) improve the gain and reduce matching loss. A single-stage design achieves 8.3 to 12.7-dBm output power and 7.7 to 17.3% power-added efficiency (PAE) over 180 to 220 GHz. The use of compact baluns allows the design to occupy only 0.011 mm<sup>2</sup> with power density of 1.69 W/mm<sup>2</sup>. A 3-stage, 4-way power-combined PA delivers 16.6 to 19.7-dBm output power and 6.5 to 13% PAE over 185 to 210 GHz.

**INDEX TERMS** InP, millimeter-wave, G-band, power amplifier.

---


## I. INTRODUCTION

G-band (140–220 GHz) has been proposed for automotive radar and future backhaul communication systems in recent years due to the high resolution for imaging and wide available bandwidth for backhaul communication [1], [2]. While the wavelength at G-band constrains antenna spacing to 0.68 mm at 220 GHz in a phased array, critical front-end components such as power amplifiers (PA), low-noise amplifiers, phase shifter, and switches must also be compact while operating at high efficiency. In [3] and [4], the trend of published array element size larger than  $\lambda/2$  above 70-GHz is observed. While RF circuits benefit from the reduced passive area at higher operating frequency, additional gain stages are required due to the reduced available gain per stage and the area of front-end components remains large. Moreover, efficiency is also placed at a premium since power density is proportional to the square of operating frequency if the output power per element is fixed. For instance,  $P_{\text{sat}}$  of 17 dBm is a typical power level and 20% peak efficiency in an element of 5G 28-GHz phased array [5]. This implies that the DC power density of 0.87 W/cm<sup>2</sup> at 28-GHz. If we consider the same output power and efficiency at 220-GHz with  $\lambda/2$  constraint, the DC

power density will increase to 54.1 W/cm<sup>2</sup>, demanding active cooling. Therefore, a high-efficiency PA at G-band is required to constrain the power density.

Several G-band PAs have been published over the past few years. Bulk or SOI CMOS processes have limited  $f_T/f_{\text{max}}$  as well as low supply voltage. In [6], [7], output power and PAE of CMOS PAs are below 10-dBm and 8%. PA designs in SiGe HBT processes have shown decent power gain with multi-stage design and high output power with power combining at lower G-band range [8], [9] but the efficiency is limited to single digits above 200 GHz [10], [11]. Compared to the SiGe HBT, the 250-nm InP HBT process has superior collector-emitter voltage breakdown, higher  $f_{\text{max}}$  for G-band PAs, and higher output power with higher small-signal gain across 140–220 GHz [12], [13], [14], [15], [16], [17]. InP HEMT or GaN HEMT are processes that can achieve high  $f_T/f_{\text{max}}$  but PA performance at G-band is still not competitive compared to SiGe or InP HBT due to increased loadline matching conditions [18], [19], [20].

In [21], we demonstrated a single-stage 180–220-GHz PA using neutralized CB design with 17.3% peak PAE in Tele-dyne 250-nm InP HBT process. In this expanded paper,



**FIGURE 1.**  $G_{\max}$  (solid) and stability factor (dashed) of CE and CB at G-band.

the analysis and design details are expanded along with the demonstration of a 3-stage, 4-way power-combined PA in G-band to provide a comprehensive study of this approach. The comparison of common-emitter (CE) and CB in InP HBT will be discussed in Section II. The methodology of stabilizing CB topology is described in Section III. The implementation details of two PAs are revealed in Section IV. Section V shows the simulation and measurement results for both PAs.


## II. COMPARISON OF CE AND CB IN INP HBT

Transistor configurations have a dramatic impact on performance above 100 GHz due to the role of parasitics. In general, higher gain is desired for compensating input matching losses of PA. Common-emitter (CE) is commonly selected for CMOS and SiGe PA designs in millimeter-wave bands [14] but CB [12] is also a candidate for the InP HBT process due to the relatively small base-collector capacitance.

From the small-signal simulation using 2-finger, 4- $\mu\text{m}$  emitter length devices in physics-based scalable model biased at a current density of 2.75 mA/ $\mu\text{m}^2$ , CE shows lower  $G_{\max}$  across the whole G-band band compared to CB as plotted in Fig. 1. Notably the  $f_{\max}$  of both configurations is identical. The performance summary of two topologies including small signal and large signal at 220-GHz is shown in Table 1. Although CE shows lower power gain than CB, the intrinsic PAE and output power of CE are both slightly better than those of CB. However, if passive matching loss is considered as shown in the last two rows in Table 1, CB designs maintain higher PAE compared to CE design. Comparing peak PAE including 1-dB input and output loss with the intrinsic PAE, PAE of CE is degraded with 17.6% while PAE of CB is only 9.6% lower. If optimum source and load impedance of two configurations are taken into consideration, both the source and load impedances of CE show higher VSWR than those of CB. Higher VSWR indicates higher matching loss, lower overall power gain and reduced highest achievable PAE is

**TABLE 1.** Simulated Parameters of CE and CB at 220 GHz

| Simulated Performance at 220 GHz                  | CE                               | CB                             |
|---|----------------------------------|--------------------------------|
| $G_{\max}$  | 5 dB                             | 11.7 dB                        |
| Stability factor                                  | 1.3                              | 0.4                            |
| Peak PAE  | 38.3 %                           | 35.1 %                         |
| $Z_{S,\text{opt}}$                                | $21+j*11.2 \Omega$<br>(VSWR=2.5) | $38-j*25 \Omega$<br>(VSWR=1.9) |
| $Z_{L,\text{opt}}$                                | $77+j*182 \Omega$<br>(VSWR=10.7) | $27+j*93 \Omega$<br>(VSWR=8.7) |
| $P_{\text{out}} @ \text{PAE}_{\text{peak}}$       | 12.5 dBm                         | 11.6 dBm                       |
| $S_{21} @ \text{PAE}_{\text{peak}}$               | 3.5 dB                           | 7.6 dB                         |
| Peak PAE with 1-dB output matching loss           | 25.5%                            | 26.9%                          |
| Peak PAE with 1-dB input and output matching loss | 20.7%                            | 25.5%                          |



**FIGURE 2.** (a) Sized  $C_b$ , CB stage. (b) Collector series-resistor CB stage. (c) Neutralization capacitor CB stage.



expected while implemented with real passive components. Therefore, the CE result in the table with input and output loss considered are optimistic and CB is favorable for G-band PA design.

## III. STABILIZATION OF THE CB STAGE

As plotted in Fig. 1, CB does not offer unconditional stability across G-band and requires additional stabilization circuitry. In [12], the authors leverage the sizing of base capacitance to linearize and stabilize CB stages as shown in Fig. 2(a). A collector series resistor is applied in [22] for stabilizing CB stages as shown in Fig. 2(b). In [23], a partially neutralized capacitor is implemented to prevent degradation on  $G_{\max}$  of CB as shown in Fig. 2(c). These three topologies and the rationale for design selection will be discussed in this section. Besides the approaches mentioned above, lowering base bias point is another approach commonly used to stabilize a CB stage. However, this approach is less favorable due to reduced conduction angle and lower power gain and therefore the lower highest achievable PAE is observed. More detailed analysis will be covered in Section IV.

### A. SIZING OF BASE CAPACITOR

Finite base capacitance is designed in [12] without revealing the design consideration or parameters. To understand the reasonable design parameters, simulation of stability factor and




**FIGURE 3.** (a) Contour of CB stage stability factor with the sweep of base capacitor size and Q of base capacitor at 220-GHz. (b) Contour of CB stage  $G_{max}$  with the sweep of base capacitor size and Q of base capacitor at 220-GHz.

maximum gain at 220 GHz with the sweep of base capacitance and quality factor (Q) of capacitance are shown in Fig. 3(a) and (b). As observed from Fig. 3(a), Q of base capacitance should be kept below 10 for stability factor to be higher than 1. From Fig. 3(b), Q of base capacitance should be selected in the range of 2–4 for possibly obtaining higher  $G_{max}$ .


With the insight for determining Q at the base, the sweep of capacitance for 140, 180, and 220 GHz is shown in Fig. 4. The simulated results show the base capacitance lower than 70 fF with Q of 2 or de-Q resistance of  $5.2\Omega$  maintains unconditional stability. Notably, the MAG variation is less than 2 dB over the 80 GHz range suggesting that this technique is relatively wideband.

### B. COLLECTOR SERIES-RESISTOR

Using conventional stabilization technique in [24], a series collector resistor is a straightforward methodology for stabilizing a CB stage [22]. The stability circles of the intrinsic



**FIGURE 4.** Simulated  $G_{max}$  and stability factor of sized  $C_b$ , CB stage at 140, 180, and 220 GHz.





**FIGURE 5.** Simulated  $G_{max}$  and stability factor of collector series-resistor CB stage at 140, 180, and 220 GHz.

device are reduced and move toward the unit circle with additional collector resistance. The simulation in Fig. 5 shows  $11.5\Omega$  or higher resistance would stabilize over the entire G-band with higher gain at 140 GHz compared to base capacitance approach, but the gain rolls off quickly at 220 GHz suggesting that this technique will produce relatively narrowband results.

### C. COLLECTOR SERIES-RESISTOR

Pseudo-differential neutralization is widely adopted in mm-wave common-source and/or CE amplifiers in CMOS and BiCMOS process [25]. A pair of neutralization capacitors are added between input and output of amplifier in cross-coupled fashion to enhance the reverse isolation and unilaterize the device for unconditional stability. However, this technique has not been widely adopted with CB mm-wave PAs. In [24], the CB neutralization technique is applied to 600 GHz in 130-nm InP HBT process for high gain but the performance for power amplifiers has not been described. This manuscript attempts


**FIGURE 6.** Small signal model of pseudo-differential neutralized CB stage.

**FIGURE 7.** Simulated source and load stability circle with sweep of  $C_{neu}$ .

to address this opportunity to explore collector-emitter neutralization in a CB power stage.

To understand the topology, a simplified small-signal model is shown in Fig. 6 and the Y-parameters can be written as

$$Y_{11} = g_m + \frac{1}{r_{be}} + j\omega(C_{be} + C_{ce} + C_{neu}) \quad (1)$$

$$Y_{22} = j\omega(C_{bc} + C_{ce} + C_{neu}) \quad (2)$$


$$Y_{21} = -g_m - j\omega(C_{ce} - C_{neu}) \quad (3)$$

$$Y_{12} = -j\omega(C_{ce} - C_{neu}) \quad (4)$$

where  $C_{neu}$  is neutralization capacitance. From (4), we could observe the reverse isolation will be maximized by choosing  $C_{neu}$  equals to  $C_{ce}$ . Generally, adding  $C_{neu}$  tends to push the stability circles out of the Smith chart unit circle as shown in Fig. 7. The disadvantage of this topology from (1) and (2) is the increased total input and output capacitance, which will make input and output matching network more narrowband as well as more lossy. The  $G_{max}$  and stability factor with the sweep of neutralization capacitance at 140, 180, and 220 GHz is shown in Fig. 8. From the plot,  $C_{neu}$  should be larger than 1.8fF for stabilizing the entire band while offering more gain than the other approaches.


#### D. COMPARISON OF TOPOLOGIES

If the in-band unconditional stability criteria of power cell are the same for all three approaches,  $G_{max}$  at 220 GHz of the base-capacitor stabilized approach drops to 6 dB, the collector series-resistor stabilization method drops to 6.8 dB, while the neutralized CB stabilization degrades to 10.2 dB. With stabilized in-band power cell, out-of-band unconditional stability is normally achieved with matching networks by avoiding conditional stability. Therefore, the neutralized CB offers higher  $G_{max}$  than the other two cases. It is also worth mentioning that adding collector series-resistor will increase the effective knee voltage and this is not favorable for PA


**FIGURE 8.** Simulated  $G_{max}$  and stability factor of collector neutralized CB stage at 140, 180, and 220 GHz.

**TABLE 2.** Simulated Results of Three Topologies at 220 GHz

| Simulated                                | Base $C_b$         | Collector $R_c$    | Collector-Emitter $C_{neu}$ |
|--|--------------------|--------------------|-----------------------------|
| $Z_{S,opt}$                              | $94-j^*22 \Omega$  | $33-j^*19 \Omega$  | $29-j^*5 \Omega$            |
| $Z_{L,opt}$                              | $35+j^*133 \Omega$ | $43+j^*103 \Omega$ | $30+j^*93 \Omega$           |
| Peak PAE                                 | 23.3 %             | 18.1 %             | 37.3 %                      |
| Pout@ PAE <sub>peak</sub>                | 13.3 dBm           | 11.8 dBm           | 14.6 dBm                    |
| Peak PAE with 1-dB input and output loss | 13.9 %             | 12 %               | 26.3 %                      |


**FIGURE 9.** Schematic of the proposed single-stage G-band PA.

design. Large signal simulation results of three topologies are summarized in Table 2 where the neutralized CB shows best overall performance compared to the other two topologies.

#### IV. CIRCUIT IMPLEMENTATION

To investigate the large-signal performance, single-stage (Fig. 9) and 3-stage 4-way-combined (Fig. 10) PAs are designed in InP HBT process. Teledyne's 250-nm InP HBT process offers four gold metal layers in Benzocyclobutene (BCB) with 75- $\mu$ m thick InP substrate and through-wafer vias. Thin film resistors and metal-insulator-metal (MIM) capacitors are available in this process. Only single-finger models are available in this process and multi-finger models






FIGURE 10. Schematic of the proposed 3-stage, 4-way-combined G-band PA.

comprise several single fingers in parallel with routing captured in EM simulation. Also, it is worth noticing there is no thermal model in this process and thus larger simulation and measurement discrepancy could be observed in high power region. Mutual heating between devices also contributes to model/hardware correlation.

The single-stage design is constructed with input and output baluns, the neutralized CB power cell, and additional matching network between power cell and balun. The output power level with optimum PAE is estimated [31], [32] with equation

$$\eta_{PAE} = \frac{1}{2} \cdot \frac{\alpha - \sin(\alpha)}{2 \sin(\alpha/2) - \alpha \cos(\alpha/2)} \cdot \left( 1 - \left( \frac{f_0}{f_{max}} \right)^2 \cdot \frac{4}{L_{IMN}(1 - \cos(\alpha/2))^2} \right) \cdot \left( 1 - \frac{V_{knee}}{V_{dc}} \right) \cdot L_{OMN} \quad (5)$$


where

$$L_{IMN} = \frac{\sqrt{(kQ_i)^2 + 1} - 1}{\sqrt{(kQ_i)^2 + 1} + 1} \quad (6)$$


$$L_{OMN} = \frac{Q_o}{Q_o + Q_t} \cdot \frac{1}{1 + \frac{XC_o}{RLQ_o}} \quad (7)$$

The  $\alpha$  is the conduction angle,  $f_0$  is operating frequency,  $k$  is the coupling factor of transformer or balun,  $Q_i$  and  $Q_o$  are quality factor of passive elements at input and output while  $C_o$  is the output capacitance of power transistors. With the expression in (5), PAE contour with sweep of output power and conduction angle at 220 GHz is plotted in Fig. 11. Class-AB operation with output power level at around 17.4 mW shows the highest PAE.


The 3-stage 4-way-combined design includes both neutralized CB driver stages and non-neutralized CB final stage for higher output power. The neutralized CB is not used in final stage of high-power PA is observed through (2) and (7) where high output matching loss could be observed. Also, larger  $C_{neu}$  introduces self-resonance toward lower frequency and cause instability out-of-band. To achieve same output power as non-neutralized CB design, 8-way-combined PA will be required for neutralized CB. However, an 8-way-combined design will be difficult to fit into  $\lambda/2$  constraint in a phased-array transmitter. A 4-way power splitter is added between the first and





**FIGURE 11.** Calculated PAE contour with output power and conduction angles in 250-nm InP HBT at  $f_0 = 220$  GHz.




**FIGURE 12.** (a) Footprint of differential  $2 \times 4 \mu\text{m}$  power cell. (b) Simulated PAE contours (red) and power contours (blue) of differential  $2 \times 4 \mu\text{m}$  power cell at 220 GHz. (c) Footprint of differential  $4 \times 4 \mu\text{m}$  power cell.



**FIGURE 13.** The layout of the proposed coupled line balun and the simulated  $G_{\text{max}}$ .



**FIGURE 14.** (a) Layout and impedances of four-way output combiner. (b) Trajectories of power combiner impedance transformation.



**FIGURE 15.** Stability factor of 3-stage 4-way-combined PA and voltages of adaptive bias circuit with sweep of input power.

second stage along with a 4-way power combiner at the output stage. The device size ratio of the three stages is 1:4:8 while the highly coupled transformers are designed between the second and last stages. Adaptive bias (ADB) is also added to ensure the last stage could be biased lower in small signal region for stability consideration while maintaining sufficient power gain at high power region.

**A. POWER CELL DESIGN**

The footprint of the proposed neutralized differential CB power cell is shown in Fig. 12(a) with total device size of




FIGURE 16. Micrograph of (a) Single-stage PA. (b) 3-stage, 4-way-combined PA.




FIGURE 17. (a) S-parameter measurement. (b) WR4.3 power measurement setup.

$4 \mu\text{m}^2$  composed of a pair of 2-finger  $4\text{-}\mu\text{m}$  emitter length HBTs. To further increase the output power, the last stage of the 3-stage 4-way-combined PA uses  $8 \mu\text{m}^2$  total device size periphery formed from a pair of 4-finger  $4\text{-}\mu\text{m}$  emitter length HBTs as shown in Fig. 12(c). In this large power cell, the neutralization capacitor is not applied due to large additional input and output capacitance that will increase the loss of matching network and lower PAE. Both designs occupy small area, 2-finger cell is  $37 \mu\text{m} \times 44 \mu\text{m}$  and 4-finger cell is  $30 \mu\text{m} \times 47 \mu\text{m}$ .

In both designs, the collectors are shared between different fingers for the minimum footprint as well as reducing the series inductance and phase delay between fingers. The base voltage is fed from either left or right side making it easier for multi-way power combining design. The distance between all base connections is minimized such that the ac currents have a low-impedance path between the devices while suppressing base inductances that induce instability. A secondary consideration between these cells is the self-heating between transistors.

Load-pull simulations of the G-band neutralized power cell in Fig. 12(a) are shown in Fig. 12(b) with characteristic impedance of  $13.6 + j51 \Omega$  at 220 GHz. The differential equivalent load impedance shows  $40 \text{ pF} \parallel 200 \Omega$  is required to achieve 13.5 dBm peak power and 32.7% peak PAE at 220 GHz with 6-dBm input power.




FIGURE 18. Measured (solid) and simulated (dashed) S-parameters of single-stage PA.




FIGURE 19. Power gain and PAE versus output power measured (solid) at 200 GHz and simulated (dashed) at 220 GHz of single-stage PA.







FIGURE 20. Simulated (dashed) and measured (solid)  $P_{\text{sat}}$  and PAE over 180-220 GHz of single-stage PA.




**FIGURE 21.** Measured (solid) and simulated (dashed) S-parameters of 3-stage, 4-way-combined.



**FIGURE 23.** Simulated (dashed) and measured (solid)  $P_{sat}$  and PAE over 185–215 GHz of 3-stage, 4-way-combined PA.



**FIGURE 22.** Power gain and PAE versus output power measured (solid) at 200 GHz and simulated (dashed) at 208 GHz of 3-stage 4-way-combined PA.



**FIGURE 24.** PAE comparison of published G-band PAs.

**B. G-BAND COUPLED-LINE BALUN**

From the analysis in Section II, the output balun loss is important to realizing high efficiency. In [26], the sub-quarter-wavelength balun (SQWB) is proposed for pseudo-differential CE PA in W-band. The loss of SQWB is low, but the area footprint remains large due to the spacing between bottom plate metal and ground metal and two bypassing capacitors. At G-band, bypassing capacitors not only occupy large area but also provide finite resistance to AC ground and, therefore, the loss of balun increases. Additionally, long dc power line introduces voltage drop and the symmetry between different power cells.

To reduce the size and improve loss, bent transmission lines leverage a virtual ground as proposed in [27] for D-band design. The design is moved to G-band for both single-stage and power-combined versions.

Fig. 13 shows the output balun design in the single-stage PA. The differential port (IN+ and IN-) is on metal 3 (M3)

while the single-ended port (OUT) is on metal 4 (M4). IN+ is directly connected to OUT while the signal from IN- is coupled from M3 to M4. The simulated equivalent inductance of two coils is 45.6 pH differential and 41.1 pH on single-ended side with coupling factor of 0.58 at 220 GHz. The simulated phase error and gain error between differential ports are 3.4° and 0.12 dB while  $G_{max}$  of this CLB is -0.78 dB at 220 GHz.

**C. POWER COMBINER DESIGN**

Low-loss power combiner is a key for keeping high efficiency while targeting high output power. In [28], the parallel power combiner and design methodology are proposed at D-band using a CMOS SOI process. A similar approach is applied to the 3-stage, 4-way-combined PA design. The design parameters at different nodes of parallel power combiner are shown in Fig. 14(a). In this implementation, the RF pad impedance is designed to minimize the length of transmission line for compact size and lower loss. The impedance trajectories are



**TABLE 3. Performance Comparison of G-Band PAs**

| Ref.             | Technology            | Frequency (GHz) | Gain(dB)    | $P_{sat}$ (dBm) | Peak PAE (%)          | Core Area (mm <sup>2</sup> ) | $\frac{P_{sat}}{Area}$ (W/mm <sup>2</sup> ) |
|------------------|-----------------------|-----------------|-------------|-----------------|-----------------------|------------------------------|---|
| <b>This work</b> | <b>250-nm InP HBT</b> | <b>180–220</b>  | <b>7.8</b>  | <b>12.7</b>     | <b>17.3 @ 200-GHz</b> | <b>0.011</b>                 | <b>1.69</b>                                 |
| <b>This work</b> | <b>250-nm InP HBT</b> | <b>194–207</b>  | <b>17.6</b> | <b>19.7</b>     | <b>13 @ 192-GHz</b>   | <b>0.113</b>                 | <b>0.83</b>                                 |
| [6]              | 65-nm bulk CMOS       | 195–209         | 19.5        | 9.4             | 1.03 @ 209-GHz        | 0.92                         | 0.009                                       |
| [7]              | 32-nm SOI CMOS        | 205–225         | 15          | 4.6             | 6 @ 210-GHz           | 0.06                         | 0.048                                       |
| [8]              | 130-nm SiGe BiCMOS    | 142–182         | 30.7        | 18.1            | 12.4 @ 161-GHz        | 0.42                         | 0.15  |
| [9]              | 130-nm SiGe BiCMOS    | 150–170         | 24          | 18              | 9.4 @ 160-GHz         | 0.51*                        | 0.12  |
| [10]             | 130-nm SiGe BiCMOS    | 200–255         | 12.5        | 12              | 1 @ 230-GHz           | 0.45*                        | 0.04  |
| [11]             | 130-nm SiGe BiCMOS    | 200–225         | 25          | 9.6             | 0.5 @ 215-GHz         | 0.47*                        | 0.02  |
| [12]             | 250-nm InP HBT        | 190–210         | 23.5        | 18.3            | 7.9 @ 202-GHz         | 0.85*                        | 0.08  |
| [13]             | 250-nm InP HBT        | 190.8–244       | 35          | 19              | 6.1 @ 220-GHz         | 1.03*                        | 0.08  |
| [14]             | 250-nm InP HBT        | 150–180         | 31.4        | 21              | 16.2 @ 170-GHz        | 0.54*                        | 0.23  |
| [15]             | 250-nm InP HBT        | 180–260         | 32          | 21.5            | 5.1 @ 200-GHz         | 1.436*                       | 0.1   |
| [16]             | 250-nm InP HBT        | 181–205         | 22.4        | 12.7            | 9.6 @ 190-GHz         | 0.304*                       | 0.06  |
| [17]             | 250-nm InP HBT        | 160–183         | 23.6        | 21.5            | 9.5 @ 170-GHz         | 0.827*                       | 0.17  |
| [18]             | Sub-50nm InP HEMT     | 200–230         | 17.8        | 18.8            | 3.7 @ 210-GHz         | 0.96*                        | 0.08  |
| [19]             | 100-nm GaN HEMT       | 150–189         | 13          | 15.8            | 2.4 @ 181-GHz         | 0.9*                         | 0.04  |
| [20]             | 40-nm GaN HEMT        | 140–205         | 4.5         | 13.8            | 3.5 @ 180-GHz         | -                            | -   |

\*Graphically estimated

shown in Fig. 14(b) on Smith chart and the simulated loss of combiner is 0.25 dB.

#### D. ADAPTIVE BIAS CIRCUIT

Since the last stage of the 3-stage, 4-way-combined PA is not a neutralized CB stage, a lower bias condition, e.g., deeper class-AB, is applied for reducing the small signal gain. However, PAE drops with the lower bias condition due to low power gain at high power region. The ADB shown in Fig. 9 is formed with a BE diode-connected HBT, a RC filter and an emitter-follower. With capacitive coupling from the output of the first stage, the base voltage of Q1 drops and emitter voltage increases at high power region due to higher current flowing through the base and emitter resistors. The emitter voltage is later fed to an emitter-follower for providing isolation as well as controlling the adaptive voltage range. Simulated results of voltage at different nodes are shown in Fig. 15. The plot also shows stability factor of PA at 205 GHz is stable at low power region and is still stable at high power region with ADB.

#### V. SIMULATION AND MEASUREMENT RESULTS

The proposed PAs are implemented in a 250-nm InP HBT process and illustrated in the microphotograph in Fig. 16(a) and (b). The core area of two designs are 0.011 mm<sup>2</sup> and 0.113 mm<sup>2</sup> while the chip area including pads are 0.119 mm<sup>2</sup> and 0.286 mm<sup>2</sup>. The single-stage base is biased with 0.82 V and the collector supply is 2.5 V. The first and second stage bases of the 3-stage, 4-way-combined PA are biased at 0.83 V with a 2.1 V collector supply. The third stage base is biased with ADB from a supply voltage is 2.5 V.

The S-parameters are measured with G-band OML frequency extender with WR5 to WR4.3 wave guide taper as shown in Fig. 17(a). WR4.375- $\mu$ m pitch waveguide probes are used, and calibration is done with CS-15 calibration substrate to the probe tip. The power measurement setup is shown in Fig. 17(b) and is executed with VDI WR4.3SGX-M signal generation module as power source. The directional coupler with sub-harmonic mixer on coupled port is used to down convert the input signal for obtaining the calibration factor and tracking the input power. The output is connected to power meter with WR4 to WR10 waveguide taper. The probe loss is captured using the shortest thru line on CS-15 and therefore the calibration is also done to the probe tip for power measurement.

#### A. SINGLE-STAGE PA DESIGN

The measured and simulated S-parameters of the single-stage PA are plotted in Fig. 18. The measured peak gain is 7.8-dB at 197 GHz with a 182 to 218 GHz 3-dB bandwidth. The discrepancy of S12 between simulation and measurement are due to separate EM cells in simulation that does not capture the coupling between two baluns and power cell. Power measurements at 200 GHz are plotted in Fig. 19. The measured peak PAE is 17.3% at 10.5 dBm output power while still offering 5.7-dB power gain. The OP1dB at 200 GHz is 10.8 dBm. The output power and PAE across frequencies are also measured in Fig. 20. The measured output power is over 8.3 dBm and PAE is over 7.7% across a frequency range covering 180 to 220 GHz. The measured small signal gain is down-shifted 10% of simulated center frequency which is due to the segmented EM cells that is not capturing the input and




FIGURE 25. PAE vs. output power plot of published 180–220 GHz PAs.

output coupling between passive matching networks as well as RF pads. The large signal discrepancy is most likely due to self-heating that is not incorporated into HBT devices model. Similar discrepancy is also observed in [12].

### B. A 3-STAGE, 4-WAY-COMBINED PA DESIGN

The simulated and measured S-parameters of the 3-stage, 4-way-combined PA are plotted in Fig. 21. The measured peak gain is 17.6-dB at 201 GHz with 194 to 207 GHz 3-dB bandwidth. Power measurements at 200 GHz are plotted in Fig. 22. The measured peak PAE is 9.1% at 17.8 dBm output power while still offering 16.5-dB power gain. Output power and PAE across frequencies are also measured in Fig. 23. The measured output power is between 16.2 to 19.7 dBm and PAE reaches 13% in the range of 185–215 GHz. The discrepancy between simulation and measurement is mainly due to model accuracy as well as the higher temperature not captured in simulation. Since ADB is highly relying on model accuracy and shifted with temperature change, the power sweep curve in Fig. 22 and the large signal performance in Fig. 23 are not close to simulation results.

## VI. CONCLUSION

In this paper, we demonstrate two G-band PAs with high PAE. The neutralized CB is used in both designs for maintaining high gain and efficiency. Parallel power combining and adaptive bias circuits are also applied to the 3-stage, 4-way-combined PA. The performance summary is shown in Table 3. The PAE survey of G-band PAs is plotted in Fig. 24. The PAE and output power of 180–220 GHz PA is shown in Fig. 25 and our proposed designs show superior performance compared to the prior art.

## ACKNOWLEDGMENT

This work was supported by the Semiconductor Research Corporation (SRC) and DARPA under the JUMP program (ComSenTer). The authors would also like to thank Teledyne

Scientific and Imaging for the IC fabrication and Professor Mark Rodwell for measurement support.

## REFERENCES

- [1] M. Z. Chowdhury, M. Shahjalal, S. Ahmed, and Y. M. Jang, "6G wireless communication systems: Applications, requirements, technologies, challenges, and research directions," *IEEE Open J. Commun. Soc.*, vol. 1, pp. 957–975, 2020.
- [2] K. M. S. Huq, S. A. Busari, J. Rodriguez, V. Frascolla, W. Bazzi, and D. C. Sicker, "Terahertz-enabled wireless system for beyond-5G ultrafast networks: A brief survey," *IEEE Netw.*, vol. 33, no. 4, pp. 89–95, Jul./Aug. 2019.
- [3] B. Sadhu, X. Gu, and A. Valdes-Garcia, "The more (antennas), the merrier: A survey of silicon-based mm-wave phased arrays using multi-IC scaling," *IEEE Microw. Mag.*, vol. 20, no. 12, pp. 32–50, Dec. 2019.
- [4] H. Wang, P. M. Asbeck, and C. Fager, "Millimeter-wave power amplifier integrated circuits for high dynamic range signals," *IEEE J. Microwaves*, vol. 1, no. 1, pp. 299–316, Jan. 2021.
- [5] B. Sadhu et al., "A 24-to-30GHz 256-element dual-polarized 5G phased array with fast beam-switching support for >30,000 beams," in *Proc. IEEE Int. Solid-State Circuits Conf.*, 2022, pp. 436–438.
- [6] H. Bameri and O. Momeni, "A 200-GHz power amplifier with a wide-band balanced slot power combiner and 9.4-dBm  $P_{\text{sat}}$  in 65-nm CMOS: Embedded power amplification," *IEEE J. Solid-State Circuits*, vol. 56, no. 11, pp. 3318–3330, Nov. 2021.
- [7] Z. Wang, P.-Y. Chiang, P. Nazari, C.-C. Wang, Z. Chen, and P. Heydari, "A CMOS 210-GHz fundamental transceiver with OOK modulation," *IEEE J. Solid-State Circuits*, vol. 49, no. 3, pp. 564–580, Mar. 2014.
- [8] X. Li et al., "A high-efficiency 142–182-GHz SiGe BiCMOS power amplifier with broadband slotline-based power combining technique," *IEEE J. Solid-State Circuits*, vol. 57, no. 2, pp. 371–384, Feb. 2022.
- [9] X. Li, W. Chen, Y. Wang, and Z. Feng, "A 160 GHz high output power and high efficiency power amplifier in a 130-nm SiGe BiCMOS technology," in *Proc. IEEE Radio Freq. Integr. Circuits Symp.*, 2020, pp. 199–202.
- [10] M. H. Eissa and D. Kissinger, "4.5 A 13.5dBm fully integrated 200-to-255GHz power amplifier with a 4-way power combiner in SiGe:C BiCMOS," in *Proc. IEEE Int. Solid-State Circuits Conf.*, 2019, pp. 82–84.
- [11] N. Sarmah, K. Aufinger, R. Lachner, and U. R. Pfeiffer, "A 200–225 GHz SiGe power amplifier with peak  $P_{\text{sat}}$  of 9.6 dBm using wide-band power combination," in *Proc. Conf. 42nd Eur. Solid-State Circuits Conf.*, 2016, pp. 193–196.
- [12] A. S. H. Ahmed, U. Soyulu, M. Seo, M. Urteaga, J. F. Buckwalter, and M. J. W. Rodwell, "A 190-210GHz power amplifier with 17.7-18.5dBm output power and 6.9-8.5% PAE," in *Proc. IEEE MTT-S Int. Microw. Symp.*, 2021, pp. 787–790.
- [13] Z. Griffith, M. Urteaga, P. Rowell, and R. Pierson, "A 50–80mW SSPA from 190.8–244GHz at 0.5mW  $P_{1\text{dB}}$ ," in *Proc. IEEE MTT-S Int. Microw. Symp.*, 2014, pp. 1–4.
- [14] Z. Griffith, M. Urteaga, P. Rowell, and L. Tran, "A 150–175-GHz 30-dB S21 power amplifier with 125-mW  $P_{\text{out}}$  and 16.2% PAE using InP HBT," *IEEE Microw. Wireless Compon. Lett.*, vol. 32, no. 6, pp. 559–562, Jun. 2022.
- [15] Z. Griffith, M. Urteaga, and P. Rowell, "180–265 GHz, 17–24 dBm output power broadband, high-gain power amplifiers in InP HBT," in *Proc. IEEE MTT-S Int. Microw. Symp.*, 2017, pp. 973–976.
- [16] Z. Griffith, M. Urteaga, and P. Rowell, "A 190-GHz high-gain, 3-dBm OP1dB low DC-power amplifier in 250-nm InP HBT," *IEEE Microw. Wireless Compon. Lett.*, vol. 27, no. 12, pp. 1128–1130, Dec. 2017.
- [17] Z. Griffith, M. Urteaga, P. Rowell, and L. Tran, "A 160-183 GHz 0.24-W (7.5% PAE) PA and 0.14-W (9.5% PAE) PA, high-gain, G-band power amplifier MMICs in 250-nm InP HBT," in *Proc. IEEE/MTT-S Int. Microw. Symp.*, 2020, pp. 488–491.
- [18] V. Radisic et al., "220-GHz solid-state power amplifier modules," *IEEE J. Solid-State Circuits*, vol. 47, no. 10, pp. 2291–2297, Oct. 2012.
- [19] M. Ćwikliński et al., "D-band and G-band high-performance GaN power amplifier MMICs," *IEEE Trans. Microw. Theory Techn.*, vol. 67, no. 12, pp. 5080–5089, Dec. 2019.

- [20] A. Margomenos et al., "GaN technology for E, W and G-band applications," in *Proc. IEEE Compound Semicond. Integr. Circuit Symp.*, 2014, pp. 1–4.
- [21] J. S.-C. Chien, W. Lee, and J. F. Buckwalter, "A 180-220-GHz, 12.7-dBm peak  $P_{\text{sat}}$  and 17.3% peak PAE power amplifier in 250-nm InP HBT," in *Proc. IEEE BiCMOS Compound Semicond. Integr. Circuits Technol. Symp.*, Phoenix, AZ, USA, 2022, pp. 166–169.
- [22] J. Cheron et al., "Collector series-resistor to stabilize a broadband 400 GHz common-base amplifier," *IEEE Trans. THz Sci. Technol.*, vol. 12, no. 1, pp. 63–69, Jan. 2022.
- [23] M. Seo et al., "A 600 GHz InP HBT amplifier using cross-coupled feedback stabilization and dual-differential power combining," in *IEEE MTT-S Int. Microw. Symp. Dig.*, 2013, pp. 1–3.
- [24] G. Gonzalez, *Microwave Transistor Amplifiers: Analysis and Design*, 2nd ed. Englewood Cliffs, NJ, USA: Prentice Hall, 1997.
- [25] W. L. Chan and J. R. Long, "A 58–65 GHz neutralized CMOS power amplifier with PAE above 10% at 1-V supply," *IEEE J. Solid-State Circuits*, vol. 45, no. 3, pp. 554–564, Mar. 2010.
- [26] H.-C. Park, S. Daneshgar, Z. Griffith, M. Urteaga, B.-S. Kim, and M. Rodwell, "Millimeter-wave series power combining using sub-quarter-wavelength baluns," *IEEE J. Solid-State Circuits*, vol. 49, no. 10, pp. 2089–2102, Oct. 2014.
- [27] J. S.-C. Chien and J. F. Buckwalter, "A compact, 114-GHz, high-efficiency power amplifier in a 250-nm InP HBT process," in *Proc. IEEE/MTT-S Int. Microw. Symp.*, 2022, pp. 452–455.
- [28] J. S.-C. Chien and J. F. Buckwalter, "A 111-149-GHz, compact Power-combined amplifier with 17.5-dBm  $P_{\text{sat}}$ , 16.5% PAE in 22-nm CMOS FD-SOI," in *Proc. IEEE 48th Eur. Solid State Circuits Conf.*, 2022, pp. 453–456.
- [29] M. Elkhoully et al., "Fully integrated 2D scalable TX/RX chipset for D-band phased-array-on-glass modules," in *Proc. IEEE Int. Solid-State Circuits Conf.*, 2022, pp. 76–78.
- [30] S. Callender et al., "A fully integrated 160Gb/s D-band transmitter with 1.1 pJ/b efficiency in 22nm FinFET technology," in *Proc. IEEE Int. Solid-State Circuits Conf.*, 2022, pp. 78–80.
- [31] J. F. Buckwalter et al., "Prospects for high-efficiency silicon and III-V power amplifiers and transmitters in 100-300 GHz bands," in *Proc. IEEE Custom Integr. Circuits Conf.*, 2021, pp. 1–7.
- [32] C. R. Chappidi and K. Sengupta, "Globally optimal matching networks with lossy passives and efficiency bounds," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 65, no. 1, pp. 257–269, Jan. 2018.



research interests include mm-wave transmitter and power amplifier designs.

**JEFF SHIH-CHIEH CHIEN** (Graduate Student Member, IEEE) received the B.S. degree in electrical engineering and computer science and the M.S. degree in electrical engineering from National Tsing Hua University, Hsinchu, Taiwan, in 2014 and 2015, respectively. He is currently working toward the Ph.D. degree with the University of California at Santa Barbara, Santa Barbara, CA, USA. During 2015–2018, he was with Airoha Technology Corporation. Between 2020 and 2022, he joined Qualcomm and Analog devices as an intern. His



2022, he has been a Research Scientist with Intel lab, Hillsboro, OR, USA.

**WONHO LEE** (Member, IEEE) received the B.S. degree in electrical and electronic engineering from Yonsei University, Seoul, South Korea, in 2015, the M.S. degree in electrical and computer engineering from Seoul National University, Seoul, South Korea, in 2017, and the Ph.D. degree in electrical engineering from the Korea Advanced Institute of Science and Technology, Daejeon, South Korea, in 2021. From 2021 to 2022, he was a Post-doctoral Scholar with the University of California at Santa Barbara, Santa Barbara, CA, USA. Since



**JAMES F. BUCKWALTER** (Fellow, IEEE) received the B.S.E.E. degree (Hons.) in electrical engineering from the California Institute of Technology (Caltech), Pasadena, CA, USA, in 1999, the M.S. degree from the University of California at Santa Barbara, Santa Barbara, CA, USA, in 2001, and the Ph.D. degree in electrical engineering from Caltech in 2006. He is currently a Professor of electrical and computer engineering with the University of California at Santa Barbara.