An Optimization Technique for General Neural Network Hardware Architecture | IEEE Conference Publication | IEEE Xplore