Improved Interconnect Layout of DC Link Capacitor Bank to Minimize Parasitic Inductance and its Effect on Performance of SiC MOSFET | IEEE Conference Publication | IEEE Xplore