Silicon Heterojunction and Half-Cell configuration: optimization path for increased module power | IEEE Conference Publication | IEEE Xplore