Electrical Modeling and Analysis of Through-Silicon-Via Crosstalk Based on Scalable Physical Lumped Circuit Model for 3D Packaging | IEEE Conference Publication | IEEE Xplore