Received April 30, 2021; revised August 13, 2021; accepted August 17, 2021; date of publication August 24, 2021; date of current version September 29, 2021.

Digital Object Identifier 10.1109/TQE.2021.3106776

Experimental Demonstrations of Native Implementation of Boolean Logic Hamiltonian in a Superconducting Quantum Annealer

DAISUKE SAIDA¹^(D), YUKI YAMANASHI²^(D), MUTSUO HIDAKA¹^(D), FUMINORI HIRAYAMA¹^(D), KENTARO IMAFUKU¹, SHUICHI NAGASAWA¹, AND SHIRO KAWABATA¹

¹ National Institute of Advanced Industrial Science and Technology, Tsukuba 305-8568, Japan
² Yokohama National University, Yokohama 240-8501, Japan

Corresponding author: Daisuke Saida (saida.daisuke@aist.go.jp).

This work was supported by the New Energy and Industrial Technology Development Organization, Japan under Project JPNP16007.

ABSTRACT Experimental demonstrations of quantum annealing with "native" implementation of Boolean logic Hamiltonians are reported. As a superconducting integrated circuit, a problem Hamiltonian whose set of ground states is consistent with a given truth table is implemented for quantum annealing with no redundant qubits. As examples of the truth table, NAND and NOR are successfully fabricated as an identical circuit. Similarly, a native implementation of a multiplier comprising six superconducting flux qubits is also demonstrated. These native implementations of Hamiltonians consistent with Boolean logic provide an efficient and scalable way of applying annealing computation to so-called circuit satisfiability problems that aim to find a set of inputs consistent with a given output over any Boolean logic functions, especially those like factorization through a multiplier Hamiltonian. A proof-of-concept demonstration of a hybrid computing architecture for domain-specific quantum computing is described.

INDEX TERMS Domain-specific quantum computing, factorization, functionally complete set, multiplier, quantum annealing, superconducting flux qubit.

I. INTRODUCTION

Quantum annealing (QA) is a mechanism for solving combinatorial optimization problems [1]–[4]. Physical implementations of mechanisms utilizing inductively coupled superconducting qubit systems are being actively investigated [5]–[14]. As a prime example, commercial quantum annealers from D-Wave Systems provide opportunities to map optimization problems into a 5000-qubit system [15]. Their systems utilize superconducting flux qubits [5], [6], [10]. To provide general versatility, they employ a chimera graph architecture composed of unit cells with eight qubits and tunable couplers [8].

As a general idea of QA, quantum dynamics governed by the following Hamiltonian is considered:

$$H = -\frac{A(t)}{2} \sum_{i} \sigma_x^{(i)}$$

$$+ \frac{B(t)}{2} \left(\sum_{i} h_i \sigma_z^{(i)} + \sum_{i>j} J_{ij} \sigma_z^{(i)} \sigma_z^{(j)} \right) \qquad (1)$$

where $\sigma_x^{(i)}$ and $\sigma_z^{(i)}$ are *x* and *z* Pauli matrices acting on qubit *i*, respectively [10], [13], [14]. The parameter h_i is dimensionless local bias on qubit *i* and J_{ij} is a coupling constant between qubits *i* and *j*. In general, h_i and J_{ij} are dimensionless programmable input parameters that define the problem to be solved. The tunable coupler is utilized to tune the intensity of J_{ij} . Time-dependent coefficients A(t) and B(t) are the energies that determine the annealing schedule. The second term with B(t), the problem Hamiltonian, is designed so that its ground state(s) correspond to the problem's solution(s). With an appropriate annealing schedule based on the adiabatic theorem, QA provides one of the solutions with high probability.

Here, however, we need a trick to physically realize the general idea as a physical Ising system with unit tile topology like the chimera graph architecture [16]. In cases, where the problem Hamiltonian does not fit the fixed topology, we need to construct a new problem Hamiltonian satisfying two conditions: 1) interactions in the new problem Hamiltonian are consistent with the fixed architecture, and 2) (the set of) ground state(s) of the new problem Hamiltonian are "equivalent" to the original one, where we restricted our view to the Hilbert space where the original Hamiltonian lives. (In general, extra qubits are required for such constructions, so that the dimension of the Hilbert space where the new Hamiltonian lives becomes larger than the original one.) Fortunately, such construction of the new Hamiltonian is known to always be possible (theoretically, at least), and automatic software tools for that purpose are available.

Note, however, that the abovementioned approach retains some subtle problems, from both computational and practical points of view. The first problem is that performing quantum annealing on the original and the new problem Hamiltonian can have drastically different efficiencies. The abovementioned "equivalency" of (a set of) ground state(s) does not imply equivalence of the computational efficiencies. Specifically, since the spectrum structure including excited states is modified, the annealing dynamics can be changed, resulting in drastic differences in the computational efficiencies [17]. To realize the full ability of QA, direct implementation of the original Hamiltonian can be essentially significant. The second problem is scalability. As mentioned previously, extra qubits must generally be introduced when constructing the new Hamiltonian. When applying QA to real-world problems in particular, the required number of extra qubits is expected to be significantly increased, placing practical restrictions on the size of problems to which we can apply QA.

With these problems as a motivation, in this article, we would like to investigate a different approach from the chimera unit tile topology, namely, one by physical implementation of the original problem Hamiltonian itself natively. The idea of "native" implementation of the original problem Hamiltonian has been proposed as an application-specific circuit approach [18]. Following that general idea, in this article, we report experimental demonstrations of native implementations of Boolean logic functions as QA circuits. To enable higher order operations, a multiplier was also implemented in a specific QA circuit.

II. HAMILTONIAN DESCRIPTION FOR APPLICATION-SPECIFIC CIRCUITS IN A QUANTUM ANNEALER

In our approach, h_i is a variable parameter modulated by external flux, while J_{ij} is a parameter fixed by adjusting the overlapping area between qubits *i* and *j*. Accurate implementation of h_i and J_{ij} components is achieved by precise design of an inductance *L* of the qubit and a mutual inductance *M*. Values for *L* and *M* are extracted from the QA circuit layout using InductEX [19]. The qubit state, "0" or "1," is defined by the direction of the persistent current. In this article, state 1 indicates clockwise current flowing in the qubit. The readout circuit was composed of a quantum flux parametron (QFP) and a dc superconducting quantum interference device (SQUID). The QFP detects flux due to the persistent current in the qubit and transfers it to the dc-SQUID with an amplification [11]. The dc-SQUID was tuned by applying an external flux to respond to clockwise current in the qubit. We fabricated a QA circuit using superconducting integrated circuit technologies for superconducting flux qubits, providing Nb 4-layers and a Josephson junction with a critical current density J_c of 1 $\mu A/\mu m^2$. The critical current I_c in the qubit was designed as 6.25 μA .

A. HAMILTONIAN IN THE LOGIC GATES AND THEIR IMPLEMENTATION IN THE QA CIRCUITS

The inset in Fig. 1(a) shows relations between h_i (red circles) and J_{ij} (blue lines) terms in the logic gates. Functionally complete sets of NOR and NAND are expressed as Hamiltonians by alternating the sign of h_i with the same absolute value of coefficients. In AND and OR gates, both signs of the h_i and J_{ij} terms are modified from the NOR and NAND gates. The states of qubit 1 (Q₁) and qubit 2 (Q₂) correspond to inputs *A* and *B* in each logic gate, respectively. The state of qubit 3 (Q₃) represents output *R*. In these configurations, the energy level in each logic gate is minimal at each logic element, as shown in Fig. 1(a). These minimal energies correspond to a ground state in the QA circuit if the Hamiltonian is directly implemented without modification, such as applying an extra penalty.

NOR and NAND gates are implemented in the same QA circuit with three-qubits. Direct implementations of the logical Hamiltonians are possible in the QA circuit, as shown in Fig. 2(a). In this circuit, h_i terms are modulated by applying flux through external bias currents (red dashed rectangle). Mutual inductance between the current path and the qubit was designed as 31 pH. J_{12} , J_{13} , and J_{23} were implemented as M of 10, 22, and 22 pH, respectively. The L of each qubit was designed as 110 pH. Accuracy of values in L and M were experimentally confirmed using a circuit manufactured separately from the QA circuit.

The other QA circuit was prepared for AND and OR gates, where current direction at the overlapping area between qubits 1 (2) and 3 (3) differed from the circuit for NOR and NAND gates [not shown, but with structures nearly the same as those in Fig. 2(a)].

B. HAMILTONIAN IN THE MULTIPLIER AND ITS QA CIRCUIT

Fig. 1(b) shows the Hamiltonian configuration of the multiplier and its energy level. The multiplier consisted of six qubits, corresponding to X and Y for inputs, Z and D for carry-in, C for carry-out, and S for summation. In this configuration, 16 combinations of (X, Y, Z, D, C, S) take minimal energy.



FIG. 1. Energy of each state in (a) logic gates and (b) a multiplier unit. The inset in Fig. 1(a) shows relations between h_i (red circles) and J_{ij} (blue lines) terms of Hamiltonians in each logic gate.



FIG. 2. Photograph of QA circuits for (a) the logic gate and (b) the multiplier unit. Q_i represents the superconducting flux qubits. The logic gate and the multiplier respectively comprise 3 and 6 qubits. J_{ij} terms are implemented by tuning the overlapping area between qubits *i* and *j*. The qubit state is detected by a readout consisting of the QFP and the dc-SQUID. In Fig. 2(a), (J_{12}, J_{23}, J_{31}) correspond to (0.5, 1.0, 1.0) and (0.5, -1.0, -1.0) in the QA circuit for nor(nand) and or(and), respectively.



FIG. 3. (a) Experimental setup for an individual qubit of the QA circuit and a schedule of applied currents. R1 and R2 were 10 kΩ and 1 MΩ, respectively.

TABLE I Implemented Mutual Inductances Corresponding to J_{ij} Terms

Mutual inductance [pH]					
<i>J</i> ₁₂	-5.6	J ₂₃	-9.9	J ₃₅	44.5
J_{13}	-9.7	J ₂₄	-11.0	J ₃₆	20.4
J_{14}	10.0	J ₂₅	20.7	J_{45}	44.0
J_{15}	20.7	J ₂₆	11.5	J_{46}	23.0
J_{16}	10.1	J ₃₄	-20.3	J_{56}	-43.4

Fig. 2(b) shows the QA circuit of the multiplier where the logical Hamiltonian is directly implemented. The mutual inductances between external bias current and the qubits were designed as 31 pH. From analysis of *L* based on the layout of the multiplier using InductEX, *L* values for Q_1 – Q_6 were 278, 278, 284, 287, 277, and 300 pH, respectively. Relations between J_{ij} terms illustrated in Fig. 1(b) were implemented by tuning the overlapping area between qubits and analytically estimated, as shown in Table I. Accuracy of estimated values in *L* and *M* were experimentally confirmed using a circuit manufactured separately from the QA circuit.

III. VERIFICATION OF THE FUNCTIONALLY COMPLETE SET

Since ground states of the Hamiltonian appear after QA processing, combinations of qubit states are considered to be consistent with each logic function. Each qubit state is evaluated by applying a time-dependent transverse field to the QA. The annealing effect is controlled by the sweeping time (T_a) of the field. Fig. 3(a) shows the experimental setup in each qubit consisting of the QA circuit. Arbitrary wave generators are utilized to apply flux with an accurate time schedule. I_{trans} , I_{QFP} , I_{bias_sq} , I_{flux_sq} , and I_h are current for the transverse field, flux-injection current for the QFP, drive



FIG. 4. Histograms of (a) nor and (b) the multiplier unit at the base condition for external bias currents.

current for the dc-SQUID, modulation current for flux detection in the dc-SQUID, and external bias current in the qubit, respectively. An annealing schedule is controlled by the I_{trans} rise time. Maximum amplitude of the I_{trans} corresponds to injection of the flux quantum Φ_0 (2.07 × 10⁻¹⁵ Wb) to the rf-SQUID in the qubit. After the Φ_0 injection, the QFP and the dc-SQUID are activated, as shown in Fig. 3(b). State detection of the qubit is carried out during 1.0–1.1 ms. The state is typically evaluated over 10 000 iterations. In this article, we widely searched combinations of currents ($I_{\text{h}i}$, i= 1–3 in NOR, i = 1–6 in multiplier unit), which provided every logic component.

A. VERIFICATION OF FUNCTIONALLY COMPLETE SET

Fig. 4(a) shows a histogram for NOR at currents (I_{h1} , I_{h2} , I_{h3}) = (-1.99, -1.42, -4.50) [μ A] over 10 000 iterations in experiments conducted at 4.2 K and 10 mK. In both cases,



FIG. 5. Responses of the dc-SQUID in (a) nor, (b) nand, (c) or, and (d) and at 10 mK. Experiment was carried out with an annealing time (T_a) of 100 μ s. An arbitrary element is obtained by applying offset current α . (e) 001 and (f) 110 in nor operation with $\alpha = 0.5 \ \mu$ A.

 $T_{\rm a}$ was 100 μ s. NOR logic elements "001," "010," "100," and "110" appeared. Undesirable elements were observed in experiments at 4.2 K, but suppressed at 10 mK. The thermal energies at 4.2 K and 10 mK are estimated to be 5.8×10^{-23} and 1.38×10^{-25} J, respectively. The order of energy in the potential of the rf-SQUID in the qubit around its bottom is approximately 4.9×10^{-22} J. Thermal fluctuation might, thus, be largely affected in experiments at 4.2 K.

Fig. 5(a) shows a typical demonstration of random NOR operations at currents $(I_{h1}, I_{h2}, I_{h3}) = (-1.99, -1.42, -4.50)$ [μ A]. Combinations of signals detected by the dc-SQUID (V_A, V_B, V_R) show one of the NOR elements. Fig. 5(b) shows random operation in NAND when the self-bias sign is inverted. Fig. 5(c) and (d) shows OR and AND operations. The logic function is intentionally producible by applying an appropriate offset current α . If we demonstrate the logic "001" in NOR, self-bias currents of $(I_{h1}', I_{h2}', I_{h3}') = (I_{h1} - \alpha, I_{h2} - \alpha, I_{h3})$ are applied. Fig. 5(e) and (f) exhibits intentional generation of logics "001" and "110" in NOR, respectively. These results indicate the possibility of a versatile computing system using QA with combinations of this functionally complete set.

B. DEMONSTRATION OF MULTIPLICATION

Fig. 4(b) shows a histogram of the multiplier at current $(I_{h1},$ $I_{h2}, I_{h3}, I_{h4}, I_{h5}, I_{h6} = (-0.28, -0.23, -0.45, -0.6, 0.37, 0.42)$ $[\mu A]$ over 10 000 iterations. The histogram was investigated by modulating T_a between 1 and 1000 μ s. In both T_a , all sixteen candidate logic elements, which are at the minimum energy level in Fig. 1(b), are observed. In Fig. 1(b), "other" means incorrect combinations of (X, Y, Z, D, C, S) in multiplier responses. The ratio of "other" components in the histogram was rather large. The main reason is the existence of a local minimum in an energy potential of each qubit. To avoid generation of local minima in energy potentials, the value of a dimensionless factor $\beta_{\rm L} = 2\pi L I_{\rm c} / \Phi_0$, where L is the inductance, should be less than 8 [20]. Since the $\beta_{\rm L}$ of the multiplier was 10.8, an unintentional trap to the local minimum occurred during the annealing process, resulting in incorrect multiplier responses. In future work, we will



FIG. 6. Typical responses of a multiplication during read in the multiplier unit calculated by JSIM with $T_a = 1 \ \mu$ s. In these calculations, external bias currents in Q_1 , Q_2 , Q_3 , and Q_4 are tuned by considering α during QA. Dc-SQUID is validated from 1.04 μ s to 1.09 μ s. Here, state 1 in the qubit is detected.

reduce both the *L* and I_c values in each qubit to control the β_L value to less than 8. Fortunately, all sixteen candidate logic elements were obtained, indicating the possibility of intentional multiplication by applying offset current α to this self-bias condition.

A superconductor simulation program with an integrated circuit emphasis (SPICE) model was established in the multiplier by considering behavior of the qubit including influences of thermal and quantum noise in the experiment at 10 mK. L and M parameters extracted from the QA circuit layout were utilized in the circuit model. Owing to a time constraint, T_a settled in 1 μ s. After annealing, the QFP is activated. Later, dc-SQUID is validated from 1.04–1.09 μ s for a read operation. The model was analyzed using a Josephson integrated circuit simulator (JSIM) [21]. Based on the current $(I_{h1}, I_{h2}, I_{h3}, I_{h4}, I_{h5}, I_{h6}) = (-0.22, -0.36, -1.00, -1.0$ 0.80, 0.60) [μ A], by which all 16 candidate logic elements were obtained by JSIM analysis, intentional logic elements were calculated with $\alpha = 2.0 \ \mu$ A. Here, if we calculate input combinations of (X, Y, Z, D) = (0, 0, 1, 0), self-bias currents of $(I_{h1}', I_{h2}', I_{h3}', I_{h4}', I_{h5}', I_{h6}') = (I_{h1} - \alpha, I_{h2} - \alpha, I_{h3} + \alpha,$ $I_{h4}-\alpha$, I_{h5} , I_{h6}) are applied. Fig. 6 shows typical responses of the multiplier. Correct responses were obtained in each calculation. Fig. 7 shows the same combinations of logic elements obtained by an experiment at 10 mK with $T_a =$ 100 μ s. The results exhibit the same response as the JSIM analysis.



FIG. 7. Typical responses in the multiplier at 10 mK (forward process). Experiments were carried out with $T_a = 100 \ \mu$ s. In these experiments, external bias currents in Q₁, Q₂, Q₃, and Q₄ are tuned by considering α during QA.

C. CONFIRMATION OF FUNCTIONING IN A SCALABLE FACTORIZATION UNIT

Note that backward computation (finding input configurations based on a given output with respect to the logic function) is possible in QA systems [18], [22]. This basic idea provides the possibility of factorization using a multiplier. A scalable factorization circuit is possible by assembling the multiplier. In the backward calculation, the initial states in qubits $Q_5(C)$ and $Q_6(S)$ are tuned by considering α when the QA is performed. Fig. 8 shows JSIM analysis of factorization in the multiplier. Although the wrong response was generated, due to the short T_a (1 μ s) caused by limited simulation resources, all possible elements appeared in each factorization. These features were confirmed by an experiment at 10 mK (see Fig. 9). Fig. 10 shows offset current α dependencies of success probability in the factorization. Increasing the offset current improved accuracies. Though the multiplier in this article had local minima in its energy landscape owing to a large $\beta_{\rm L}$, demonstrations of factorization were successfully achieved. This indicates the application-specific QA circuit has a certain level of tunability by applying offset current.

IV. DOMAIN-SPECIFIC QUANTUM COMPUTING

Domain-specific computing, where a specialized processing unit is selected based on a task feature during the entire execution process, has been a major trend in classical computing using von Neumann architectures [23]–[25]. Recently, system architectures with heterogeneous accelerators composed of classical computers and quantum computers have been



FIG. 8. SPICE analysis of factorization using the multiplier unit with $T_a = 1 \ \mu$ s. Here, external bias currents of Q₅ and Q₆ are tuned by considering α .



FIG. 9. Demonstration of factorization using the multiplier at T = 10 mK (backward process). Experiment was carried out with the $T_a = 100 \ \mu$ s. In these experiments, external bias currents of Q₅ and Q₆ are tuned by considering α .



FIG. 10. Offset current α dependence of the success probability in the factorization using the multiplier unit.



FIG. 11. (a) Schematic for one candidate hybrid architecture comprising a QA circuit and a gate-type quantum circuit. (b) Schematic for one early prototyping of the hybrid architecture comprising domain-specific quantum computing. (c) Photograph of a QA circuit with the nor (QA circuit 1) and the multiplier (QA circuit 2) on the same chip. In our experiment, the control unit could switch operations between nor and the multiplier.

proposed [26]. Fig. 11(a) shows one candidate hybrid architecture, where each quantum computer is connected on the network. Here, the host computer selects the most appropriate computer to calculate the task. Fig. 11(b) shows one early prototyping of this domain-specific quantum computing (DSQC), where processing units have two different QA circuits on the same chip and the host computer is connected via a network. Here, the two types of QA circuits correspond to specialized processing units for different tasks. As Fig. 11(c) shows, two processing units, the NOR (QA circuit 1) and the multiplier (QA circuit 2) were implemented on the same chip. In our experimental setup, the control unit can switch operations between the NOR and the multiplier. An operator can select the processing unit from a host computer connected with the control unit via a network (see appendix). We consider this as a proof-of-concept demonstration in early prototyping of DSQC and hybrid computing architectures.

V. CONCLUSION

We investigated a novel approach unlike chimera unit tile topology, namely, native physical implementation of the original problem Hamiltonian itself. As a superconducting integrated circuit, a problem Hamiltonian whose set of ground states is consistent with a given truth table is implemented for the QA circuit with no redundant qubits. We implanted a functionally complete set and multiplication as examples of the truth table. We applied a static coupler for implementation of the J_{ij} term. Owing to precise design of L and M, the original problem Hamiltonian was accurately expressed as a QA circuit. NOR(OR) and NAND(AND) were identically implemented in the same QA circuit composed of three superconducting flux qubits. The function was selected by switching the sign of the self-bias current. By applying the offset current, each logic function was intentionally reproduced. This demonstration indicated the possibility of a versatile computing system using QA with combinations of this functionally complete set. We also demonstrated a QA circuit for a multiplier comprising six qubits. In the forward process, where the offset currents were adopted in the input qubits, multiplication was successfully confirmed both in the JSIM analysis and in experiments at 10 mK. One advantage to utilizing a QA system as compared with classical computing is the possibility of backward computation, where the offset currents were adopted in the output qubits. We successfully demonstrated the backward process in a multiplier corresponding to factorization, both in JSIM analysis and experiments at 10 mK. Functionality is easily expandable by assembling units, resulting in a scalable system that is not readily achievable by conventional QA systems. In future work, we will clarify appropriate current conditions in each QA circuit since theoretical prediction of external flux bias in qubits is important to operate more complicated QA circuit. The QA circuits demonstrated in this article were implemented on the same chip and selectively operated from the control unit. Since we can access the control unit from the host computer via a network, our demonstration can be considered as a proof-of-concept demonstration for early prototyping of DSQC and hybrid computing architectures. Combinations of functionally complete sets will realize versatile processing units, while expanding the multipliers would be effective for prime factorization units.

ACKNOWLEDGMENT

The authors would like to thank K. Inomata for his dedicated support in the experiments, and Y. Araga and K. Kikuchi for their heartfelt cooperation. The devices were fabricated in CRAVITY, AIST in Japan.

REFERENCES

- M. Graicar, A. Izmalkov, and E. Il'ichev, "Possible implementation of adiabatic quantum algorithm with superconducting flux qubits," *Phys. Rev. B*, vol. 71, 2005, Art. no. 144501, doi: 10.1103/PhysRevB.71.144501.
- [2] R. Dridi and H. Alghassi, "Prime factorization using quantum annealing and computational algebraic geometry," *Sci. Rep.*, vol. 7, 2017, Art. no. 43048, doi: 10.1038/srep43048.
- [3] A. King, et al., "Scaling advantage over path-integral Monte Carlo in quantum simulation of geometrically frustrated magnets," *Nat. Commun.*, vol. 112, 2021, Art. no. 1113, doi: 10.1038/s41467-021-20901-5.
- [4] A. Ortiz, N. Dickson, M. Brook, G. Rose, and A. Guzik, "Finding lowenergy conformations of lattice protein models by quantum annealing," *Sci. Rep.*, vol. 2, 2012, Art. no. 571, doi: 10.1038/srep00571.
- [5] S. Han, J. Lapointe, and E. Lukens, "Thermal activation in a twodimensional potential," *Phys. Rev. Lett.*, vol. 63, 1989, Art. no. 1712, doi: 10.1103/PhsRevLett.63.1712.
- [6] S. Han, J. Lapointe, and E. Lukens, "Observation of incoherent relaxation by tunnneling in a macroscopic two-state system," *Phys. Rev. Lett.*, vol. 66, 1991, Art. no. 810, doi: 10.1103/PhysRevLett.66.180.
- [7] R. Harris *et al.*, "Experimental demonstration of a robust and scalable flux qubit," *Phys. Rev. B*, vol. 81, 2010, Art. no. 134510, doi: 10.1103/PhysRevB.81.134510.
- [8] R. Harris *et al.*, "Experimental investigation of an eight-qubit unit cell in a superconducting optimization processor," *Phys. Rev. B*, vol. 82, 2010, Art. no. 024511, doi: 10.1103/PhysRevB.82.024511.
- [9] M. W. Johnson *et al.*, "A scalable control system for a superconducting adiabatic quantum optimization processor," *Supercond. Sci. Technol.*, vol. 23, 2010, Art. no. 065004, doi: 10.1088/0953-2048/23/6/065004.
- [10] M. W. Johnson *et al.*, "Quantum annealing with manufactured spins," *Nature*, vol. 473, pp. 194–198, 2011, doi: 10.1038/nature10012.
- [11] A. J. Berkley *et al.*, "A scalable readout system for a superconducting adiabatic quantum optimization system," *Supercond. Sci. Tech.*, vol. 23, 2010, Art. no. 105014, doi: 10.1088/0953-2048/23/10/105014.
- [12] R. Harris et al., "Probing noise in flux qubits via macroscopic resonant tunneling," Phys. Rev. Lett., vol. 101, 2008, Art. no. 117003, doi: 10.1103/PhysRevLett.101.117003.
- [13] R. Harris et al., "Synchronization of multiple coupled rf-SQUID flux qubits," New J. Phys., vol. 11, 2009, Art. no. 123022, doi: 10.1088/1367-2630/11/12/123022.
- [14] R. Harris et al., "Compound Josephson-junction coupler for flux qubits with minimal crosstalk," *Phys. Rev. B*, vol. 80, 2009, Art. no. 052506, doi: 10.1103/PhysRevB.80.052506.

- [15] K. Boothby, P. Bunyk, J. Raymond, and A. Roy, "Next-generation topology of D-Wave quantum processors," white paper, 2019. [Online]. Available: https://www.dwavesys.com/sites/default/files/14-1034A-A_ Probling_noise_in_LN_2000Q_fabrication_stacks.pdf
- [16] P. Bunyk *et al.*, "Architectural considerations in the design of a superconducting quantum annealing processor," *IEEE Trans. Appl. Supercond.*, vol. 24, no. 4, Aug. 2014, Art. no. 1700110, doi: 10.1109/TASC.2014.2318294.
- [17] M. Konz, W. Lechner, H. Katzgraber, and M. Troyer, "Scaling overhead of embedding optimization problems in quantum annealing," 2021, arXiv:2103.15991v1.
- [18] M. Maezawa et al., "Toward practical-scale quantum annealing machine for prime factoring," J. Phys. Soc. Jpn., vol. 88, 2019, Art. no. 061012, doi: 10.7566/JPSJ.88.061012.
- [19] C. Fourie, O. Wetzstein, T. Ortlepp, and J. Kunert, "Three-dimensional multi-terminal superconductive integrated circuit inductance extraction," *Supercond. Sci. Tech.*, vol. 24, 2011, Art. no. 125015, doi: 10.1088/0953-2048/24/12/125015.
- [20] D. Saida, N. Watase, and Y. Yamanashi, "Characterization of energy potential in tunable rf-SQUIDs with the classical regime toward precise design of superconducting flux qubit," *Jpn. J. Appl. Phys.*, vol. 60, 2021, Art. no. 060906, doi: 10.35848/1347-4065/ac00fd.
- [21] E. S. Fang and T. Van Duzer, "A Josephson integrated circuit simulator (JSIM) for superconductive electronics application," in *Proc. Ext. Abstr.* 2nd Int. Supercond. Electron. Conf., 1989, p. 407.
- [22] Problem-Solving Handbook. [Online]. Available: https://docs.dwavesys. com/docs/latest/doc_handbook.html
- [23] J. Cong, G. Reinman, A. Bui, and V. Sarkar, "Customizable domainspecific computing," *IEEE Des. Test*, vol. 28, no. 2, pp. 6–15, Mar. /Apr. 2011, doi: 10.1109/MDT.2010.141.
- [24] A. Bui et al., "Platform characterization for domain-specific computing," in Proc. 17th Asia South Pacific Des. Autom. Conf., 2012, doi: 10.1109/ASPDAC.2012.6165071.
- [25] J. W. Dally, Y. Turakhia, and S. Han, "Domain-specific hardware accelerators," *Commun. ACM*, vol. 63, no. 7, pp. 48–57, Jul. 2020, doi: 10.1145/3361682.
- [26] K. Bertels *et al.*, "Quantum computer aerchitecture toward full-stack quantum accelerators," *IEEE Trans. Quantum Eng.*, vol. 1, 2020, Art. no. 4500717, doi: 10.1109/TQE.2020.2981074.