

Multirate Timestamp Modeling for Ultralow-Jitter Frequency Synthesis: A Tutorial

Yizhe Hu^{ID}, Member, IEEE, Teerachot Siriburanon^{ID}, Senior Member, IEEE,
and Robert Bogdan Staszewski^{ID}, Fellow, IEEE

(Invited Paper)

Abstract—In this tutorial brief, we introduce a unified wideband phase-noise theory framework of frequency synthesis based on a multirate timestamp modeling with “two z-variables”. We apply it to model and analyze two types of ultra-low jitter (i.e., sub-50 fs) phase-locking techniques: 1) high-bandwidth PLLs with high phase-detector gain (with emphasis on all-digital PLLs), and 2) injection locking (IL) or recently proposed charge-sharing locking (CSL), serving as a unified guide on achieving the sub-50 fs jitter. All analytical results are numerically verified through time-domain behavioral simulations, demonstrating that the theoretically maximum bandwidths are around 30% and 44% of the reference frequency in PLLs and IL, respectively.

Index Terms—5G, ADPLL, charge-sharing locking (CSL), injection locking (IL), low-jitter, multirate timestamp, sub-sampling (SS), two z-variables.

I. INTRODUCTION

A FREQUENCY synthesizer of ultra-low jitter (i.e., sub-50 fs) is a key block to enable the emerging 5G/6G wireless and other high-speed communication standards [1]–[3]. There are two main routes being pursued towards achieving such tough jitter performance: high-bandwidth PLLs with a high phase-detector (PD) gain [4]–[14], and injection-locking (IL) [15]–[24] or a recently introduced generalization of it, charge-sharing locking (CSL) [2], [25]. It is becoming increasingly obvious that the phase noise (PN) modeling in these high-bandwidth techniques must be radically different from what is currently used in the regular-bandwidth PLLs (e.g., *s*-domain). Thus, a unified system modeling technique that can explain all significant PN phenomena in both high-bandwidth PLL and CSL/IL synthesizers is highly desired. In this tutorial, we examine a multirate timestamp modeling technique [26]–[32] based on our recently published method of

Manuscript received January 13, 2022; revised April 13, 2022; accepted April 27, 2022. Date of publication April 29, 2022; date of current version June 29, 2022. This work was supported in part by the Science Foundation Ireland (SFI) under Grant 14/RP/I2921, and in part by the Microelectronic Circuits Centre Ireland (MCCI) through Enterprise Ireland under Grant TC 2020 0029. This brief was recommended by Associate Editor S. H. Edoardo Bonizzoni. (*Corresponding author:* Yizhe Hu.)

Yizhe Hu and Robert Bogdan Staszewski are with the School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, D04 V1W8 Ireland, and also with the Microelectronic Circuits Centre Ireland, Dublin 4, D04 VIW8 Ireland (e-mail: yhu@ucd.ie).

Teerachot Siriburanon is with the School of Electrical and Electronic Engineering, University College Dublin, Dublin 4, D04 V1W8 Ireland.

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TCSII.2022.3171498>.

Digital Object Identifier 10.1109/TCSII.2022.3171498

“two z-variables” [2], serving as a unified guide for designing frequency synthesizers of ultra-low jitter.

II. BASICS OF MULTIRATE TIMESTAMP MODELING

A. Timestamps of Reference and Oscillator Clocks

As illustrated in Fig. 1(a) and (b), an *n*th timestamp of the reference (with an average period of T_{ref}), $t_{\text{ref}}[n]$, and a *k*th timestamp of the free-running oscillator (with an average period of T_{osc}), $t_{\text{osc}}[k]$, are modeled as

$$\begin{cases} t_{\text{ref}}[n] = nT_{\text{ref}} + \Delta t_{\text{ref}}[n] \\ t_{\text{osc}}[k] = kT_{\text{osc}} + \Delta t_{\text{osc}}[k] = \sum_{m=1}^k (T_{\text{osc}} + \Delta T_{\text{osc}}[m]) \end{cases} \quad (1)$$

where $\Delta t_{\text{ref}}[n]$ is the reference’s “instantaneous absolute jitter”, while $\Delta t_{\text{osc}}[k]$ and $\Delta T_{\text{osc}}[k]$ are the oscillator’s instantaneous “absolute jitter” and “period jitter”, respectively (all the timestamp sequences are assumed null when $n \leq 0$ or $k \leq 0$). Accordingly, we introduce two *z*-variables, z_{ref} and z_{osc} , for the *z*-transforms of the above multirate timestamps, denoted as $\widehat{T}(\cdot)$. Assuming $NT_{\text{osc}} = T_{\text{ref}}$ with N being the frequency multiplication ratio, normalizing $|\widehat{T}(\cdot)|^2$ into phase domain, and employing

$$z_{\text{ref}} = e^{j2\pi\Delta f/f_{\text{ref}}} \text{ and } z_{\text{osc}} = e^{j2\pi\Delta f/f_{\text{osc}}}, \quad (2)$$

wideband PN analysis can be conducted with a frequency offset of interest $|\Delta f|$ of up to $f_{\text{osc}}/2$, where $f_{\text{osc}} = 1/T_{\text{osc}}$ and $f_{\text{ref}} = 1/T_{\text{ref}}$.

B. Upsampling and ZOH of Reference-Rate Timestamps

To interface the timestamps of a low sampling rate (i.e., f_{ref}) with those of a high sampling-rate (i.e., f_{osc}), an upsampling followed by discrete-time “zero-order holding” (ZOH) is illustrated in Fig. 1(a), with their *z*-transforms as

$$\widehat{T}_{\text{ref,up}}(z_{\text{osc}}) = \widehat{T}_{\text{ref}}(z_{\text{osc}}^N) = \widehat{T}_{\text{ref}}(z_{\text{ref}}) \quad (3)$$

$$H_{\text{zoh}} = \frac{\widehat{T}_{\text{ref,up-zoh}}}{\widehat{T}_{\text{ref,up}}} = \frac{1 - z_{\text{ref}}^{-1}}{1 - z_{\text{osc}}^{-1}} = \left\{ \frac{1}{N} \frac{1 - z_{\text{ref}}^{-1}}{1 - z_{\text{osc}}^{-1}} \right\} \cdot N \quad (4)$$

where z_{ref}^{-1} and z_{osc}^{-1} represent one reference and one oscillator delay (in which $z_{\text{ref}}^{-1} = z_{\text{osc}}^{-N}$), respectively, and the dc gain of H_{zoh} is N . The PN of $t_{\text{ref,up-zoh}}[k]$ can be calculated as

$$\mathcal{L}_{\text{ref,up-zoh}}(z_{\text{osc}}(\Delta f)) = \left| \frac{1}{N} \frac{1 - z_{\text{ref}}^{-1}}{1 - z_{\text{osc}}^{-1}} \right|^2 \cdot N^2 \mathcal{L}_{\text{ref}}(z_{\text{ref}}(\Delta f)) \quad (5)$$

where \mathcal{L}_{ref} represents the PN of $t_{\text{ref}}[n]$, while Δf in $\mathcal{L}_{\text{ref,up-zoh}}$ extends to $f_{\text{osc}}/2$ by virtue of aliasing $\mathcal{L}_{\text{ref}}(z_{\text{ref}}(\Delta f + m_f)) =$




Fig. 1. (a) Upsampling and zero-order holding (ZOH) of a reference's timestamps: from $t_{\text{ref}}[n]$ to $t_{\text{ref},\text{up-zoh}}[k]$. (b) Downsampling of timestamps of a free-running oscillator: from $t_{\text{osc}}[k]$ to $t_{\text{osc},\text{down}}[n]$. Multirate timestamp models of (c) frequency/period-controlled oscillators (e.g., VCOs or DCOs), and (d) instantaneous phase-controlled oscillators (e.g., CSL or IL). Examples with $N = 3$ and all the timestamp sequences are null when $n \leq 0$ or $k \leq 0$.

$\mathcal{L}_{\text{ref}}(z_{\text{ref}}(\Delta f))$ for $|\Delta f| > f_{\text{ref}}/2$. The N^2 factor, due to the upsampling and ZOH, models the PN scaling from the reference's to the oscillator's phase domains. Further, $\mathcal{L}_{\text{ref}}(z_{\text{ref}})$ can be modeled by the power spectral density (PSD) of Gaussian noise as (neglecting the flicker PN)

$$\mathcal{L}_{\text{ref}}(z_{\text{ref}}(\Delta f)) \approx \frac{(2\pi\sigma_{\Delta t,\text{ref}}/T_{\text{ref}})^2}{f_{\text{ref}}} \quad (6)$$

where $\sigma_{\Delta t,\text{ref}}$ is the root-mean-square (rms) value of $\Delta t_{\text{ref}}[n]$ (i.e., rms jitter) and $|\Delta f| < f_{\text{ref}}/2$. For a high-performance system, we can reasonably consider $f_{\text{ref}} = 200\text{ MHz}$ with $\sigma_{\Delta t,\text{ref}}$ of $35.6\sim112.5\text{ fs}$ (also including contributions by the reference on-chip distribution network), which respectively corresponds to the PN of $10^{-170/10} \sim 10^{-160/10}\text{ rad}^2/\text{Hz}$ (i.e., $-170\sim-160\text{ dBc/Hz}$).

C. Downsampling of Oscillator-Rate Timestamps

To bridge from the high (i.e., f_{osc}) to low (i.e., f_{ref}) sampling-rate timestamps, we point out the intrinsic oscillator downsampling [see Fig. 1(b)] taking place in all phase-locked systems, including divider-based PLLs (e.g., charge-pump PLLs (CP-PLLs) [33]), divider-less PLLs (e.g., all-digital PLLs (ADPLLs) [30], [34] or sub-sampling PLLs (SS-PLLs) [4]), and CSL/IL [2]. Accordingly, we have [2]:

$$\begin{aligned} \hat{T}_{\text{osc},\text{down}}(z_{\text{ref}}) &= \frac{1}{N} \hat{T}_{\text{osc}}(z_{\text{ref}}^{\frac{1}{N}}) + \frac{1}{N} \sum_{m=1}^{N-1} \hat{T}_{\text{osc}}(z_{\text{ref}}^{\frac{1}{N}} e^{-j2\pi \frac{m}{N}}) \\ &\approx \frac{1}{N} \hat{T}_{\text{osc}}(z_{\text{osc}}) \end{aligned} \quad (7)$$

where $\hat{T}_{\text{osc}}(z_{\text{osc}})$ is the z-transform of $t_{\text{osc}}[k]$, while its spectral replicas due to downsampling are neglected.¹ The PN of

¹A detailed discussion of PN folding by downsampling causing the oscillator PN increasing 3 dB beyond the “loop” cutoff frequency in ideal CSL/IL is presented in [2], culminating in [2, Fig. 7(a)]. However, this can be neglected in most practical PLL/IL systems (refer to [2, Fig. 7(b)–(d) and Fig. 17] and [32, Fig. 9(right)] for such examples).

$t_{\text{osc},\text{down}}[n]$ can be calculated as

$$\mathcal{L}_{\text{osc},\text{down}}(z_{\text{ref}}(\Delta f)) \approx \frac{1}{N^2} \cdot \mathcal{L}_{\text{osc}}(z_{\text{osc}}(\Delta f)) \quad (8)$$

where $|\Delta f| < f_{\text{ref}}/2$ in $\mathcal{L}_{\text{osc},\text{down}}$. The $1/N^2$ factor, induced by downsampling, represents the PN scaling from the f_{osc} to f_{ref} domains. $\mathcal{L}_{\text{osc}}(z_{\text{osc}})$ can be modeled as a PSD of Gaussian noise passing through an accumulator as (neglecting $1/f^3$ PN)

$$\mathcal{L}_{\text{osc}}(z_{\text{osc}}(\Delta f)) \approx \frac{(2\pi\sigma_{\Delta T,\text{osc}}/T_{\text{osc}})^2}{f_{\text{osc}}} \cdot \left| \frac{1}{1 - z_{\text{osc}}^{-1}} \right|^2 \quad (9)$$

where $\sigma_{\Delta T,\text{osc}}$ is the rms value of $\Delta T_{\text{osc}}[k]$ and $|\Delta f| < f_{\text{osc}}/2$. For advanced CMOS oscillators [35]–[40] with flicker PN suppressing techniques [41]–[47], substituting $\mathcal{L}_{\text{osc}} = 10^{-140/10}\text{ rad}^2/\text{Hz}$ (i.e., -140 dBc/Hz) at $\Delta f = 10\text{ MHz}$ and $f_{\text{osc}} = 10\text{ GHz}$ into (9) yields $\sigma_{\Delta T,\text{osc}} = 1\text{ fs}$.

D. Freq./Period-Controlled & Phase-Controlled Oscillators

Fig. 1(c) shows the multirate timestamp model for the “frequency/period-controlled oscillators” (e.g., VCOs or digitally-controlled oscillators (DCOs)) for use in PLLs. Its period-correcting f_{ref} -rate samples $\Delta T_{\text{corr}}[n]$ (e.g., modeling the tuning capacitance effect in an LC -tank) are upsampled, zero-order held, and accumulated in each oscillator cycle, resulting in the correcting timestamps $t_{\text{corr}}[k]$ for the intrinsic $t_{\text{osc}}[k]$. The delay of z_{osc}^{-L} is discussed in Section III-A.

On the other hand, for the “phase-controlled oscillator” [see Fig. 1(d)], the correcting timestamps $t_{\text{corr},\text{up-zoh}}[k]$ *instantaneously* adjust the intrinsic $t_{\text{osc}}[k]$ once every reference cycle. This represents the changing charge at the reference rate in the LC -tank. The reference-rate accumulator models the memory effect of the timestamp correction (i.e., phase correction). In contrast to the frequency-controlled oscillators in PLLs featuring at least one oscillator delay (i.e., z_{osc}^{-1}), there is practically no loop delay here (in practice, $\ll T_{\text{osc}}$).




Fig. 2. (a) Conceptual multirate timestamp model suitable for a high-bandwidth PLL. (b) Implementation details of the ADPLL blocks (ADC-based TDC and digital loop filter) that convert $\Delta t_{err}[n]$ into $\Delta T_{corr}[n]$.

III. MULTIRATE TIMESTAMP MODELS

A. Multirate Timestamp Model of High-Bandwidth PLLs

Combining the frequency/period-controlled oscillator and downsample, the multirate timestamp model for a conceptual PLL is illustrated in Fig. 2(a). Its possible implementation within the context of a high-bandwidth ADPLL is shown in Fig. 2(b).² It focuses on the time-to-digital converter (TDC) based on an analog-to-digital converter (ADC) and digital loop filter with proportional (i.e., α) and integral (i.e., ρ) paths.

Since the phase of the frequency-tunable oscillator cannot be corrected immediately, $t_{corr}[k]$ calculated at the end of n th reference cycle (i.e., $k = nN$) will not be visible until at least the next oscillator cycle.³ Thus, a loop delay of z_{osc}^{-L} ($L \geq 1$) is introduced between $t_{corr}[k]$ and $t_{osc}[k]$. L is an integer here, readily estimated by inspection (or a quick simulation) of the PLL structure. For example, $L = 1$ accounts for bang-bang PLLs, $L \approx \lceil \tau_{pulse}/T_{osc} \rceil + 1$ for SS-PLLs, while $L \approx \lceil N/2 \rceil + 1$ is for modeling an ADPLL which detects Δt_{err} at the rising edges of f_{ref} yet updates the DCO's tuning word at the f_{ref} 's falling edges.⁴ It should be emphasized that the loop delay z_{osc}^{-L} is for modeling the delay of $t_{corr}[k]$ rather than for $t_{osc}[k]$. Thus, z_{osc}^{-L} should not be set in the feedback path, neither before [32] nor after the downsample.

1) *ADC-Based TDC*: To break the resolution limitation of a single inverter delay (e.g., ~ 10 ps in 28-nm CMOS) in conventional TDCs [34], [49], [50], the idea of skillfully combining sampling of the sharp oscillator [4], [7] or reference⁵ [51]

²The multirate timestamp modeling for a type-II CP-PLL's analog loop filter (R and C in series) [48] and charge-pump (I_{cp}) could be written as $\Delta T_{corr}[n] = \Delta t_{err}[n] \cdot I_{cp}/T_{ref} \cdot (R + T_{ref}/C/(1 - z_{ref}^{-1})) \cdot K_{vco} \cdot T_{osc}/f_{osc}$, where I_{cp}/T_{ref} is used to normalize $\Delta t_{err}[n]$ into a correcting current sequence (i.e., average current in each reference cycle). Replacing I_{cp} with $A_0 2\pi f_{osc} \cdot g_m \cdot \tau_{pulse}$, the SS-PLL's [4] model could be obtained.

³For further details, refer to the DCO's timestamp's model in Verilog-AMS on [44, p. 74] (the model can accept an asynchronous change at the frequency/period-tuning input within an oscillator cycle and execute it at the next oscillator cycle).

⁴For example, if $N = 49$ or 50 , the updated $t_{corr}[k]$ is assumed appearing at the 26th T_{osc} within the reference cycle (i.e., $L = 26$).

⁵The PD-gain (i.e., slope or TD-gain) from the reference's sinusoidal waveform is roughly N times lower than from the oscillator's, thus limiting the jitter performance. A remedy proposed in [9], [11] is to condition the reference's or divider's waveform by a sharp RC filter before sampling.

edges with an ADC [6], [46], [52]–[54] appears a promising solution, while its fractional- N operation may rely on a digital-to-time converter (DTC) [9], [10], [55]–[57] or DAC [5], [46], [53], [58]. Considering such a conceptual ADC-based TDC ‘sampling’ the oscillator’s slope, its TDC gain, Δt_{tdc} (unit: s/bit), is derived as

$$\Delta t_{tdc} = \frac{K_{adc}}{K_{TD}} = \frac{K_{adc}}{\frac{dV_{osc}/dt|_{t=0}}{A_0 2\pi f_{osc}}} = \frac{K_{adc}}{A_0 2\pi f_{osc}} \quad (10)$$

where $V_{osc} = A_0 \sin 2\pi f_{osc} t$. K_{adc} (unit: V/bit) is the ADC gain, while K_{TD} (unit: V/s) is the gain (“PD-gain”) of timestamp detector (TD). Its digital output D_{det} is⁶

$$D_{det}[n] = \Delta t_{err}[n]/\Delta t_{tdc} + \Delta q_{det}[n] \quad (11)$$

where $\Delta q_{det}[n]$ (unit: bit) is the detection quantization noise and $|\Delta q_{det}[n]| \leq 0.5$ bit. Since $\Delta t_{err}[n]$ is fairly randomly distributed when phase locked, the variance of $\Delta q_{det}[n]$, $\sigma_{\Delta q, det}$, is about $1/\sqrt{12}$ bit [34]. Normalizing $\sigma_{\Delta q, det}$ into the reference PN domain (i.e., $2\pi\sigma_{\Delta q, det}/(1/\Delta t_{tdc})/T_{ref}$), we get

$$\mathcal{L}_{\Delta q, det}(z_{ref}(\Delta f)) \approx \frac{(2\pi \Delta t_{tdc}/T_{ref})^2/12}{f_{ref}} \quad (12)$$

where $|\Delta f| < f_{ref}/2$. Comparing (6) and (12), once $\Delta t_{tdc} \approx \sigma_{\Delta t, ref}$ (e.g., ~ 100 fs/bit), $\mathcal{L}_{\Delta q, det}$ could be practically neglected. Assuming $A_0 = 0.5$ V, $f_{osc} = 10$ GHz, and $K_{adc} = 3.14$ mV/bit, we get $\Delta t_{tdc} = 100$ fs/bit, where the high TD-gain (e.g., $K_{TD} = 3.14$ mV/100 fs > 10 GV/s) is the key factor⁷ in achieving such fine Δt_{tdc} .

⁶By subtracting 2^{M-1} , an M -bit ADC output is from $[2^M - 1 : 0]$ to $[2^{M-1} - 1 : -2^{M-1}]$ (i.e., mid-tread quantizer with “0” output) for a linear and well-defined PD-gain rather than an input-dependent PD-gain in a bang-bang operation (or other mid-riser quantizers without the “0” output).

⁷Similarly, the “PD/CP noise” (added after CP) could also be fully suppressed by the high PD/TD-gain of the phase detector when referring it to the reference PN (e.g., “PD/CP noise” will be divided by $(A_0 2\pi f_{osc} \cdot g_m \cdot \tau_{pulse})^2$ in SS-PLL rather than by much smaller I_{cp}^2 [59] in CP-PLL). This points to the nonexistence of the so-called “not multiplied by N^2 ” for “PD/CP noise” [4] due to the divider-less arrangement [2].




Fig. 3. Multirate timestamp model of CSL or IL oscillators [2].

2) *Digital Loop Filter*: In fact, the timestamp error Δt_{err} consists of the reference and oscillator PN components (zero-mean) and the part induced by the frequency offset of the free-running oscillator (i.e., $NT_{\text{osc}} - T_{\text{ref}} \neq 0$, inducing a static phase offset in type-I PLLs in Fig. 2(a) and a spurious tone in CSL/IL [2]). Assume the frequency offset is minimized by the integral path ρ (controlling the convergence speed) with a controlled deadzone (DZ) [2],⁸ the PLL now degenerates into a type-I PLL for the phase noise correction and the integral path will not normally conflict with the proportional path. Then,

$$D_{\text{corr}}[n] = D_{\text{det}}[n] \times \gamma + \Delta q_{\text{corr}}[n] \quad (13)$$

where γ and $\Delta q_{\text{corr}}[n]$ (unit: bit) are the “TDC-to-DCO code ratio” and the DCO quantization noise, respectively. For example, in a practical digital implementation, γ could be set as 2^{-1} or 2^{-2} by arithmetic right bit shifting (i.e., “>>>”), mathematically the same as $\gamma = 2^0$ with a coarser TDC step of $2\Delta t_{\text{tdc}}$ or $4\Delta t_{\text{tdc}}$. It could be also set as 2^1 or 2^2 by left bit shifting (i.e., “<<<”) or 2^0 without any shifting. If γ is regarded as an integer, we assume $\Delta q_{\text{corr}}[n] = 0$. To understand how to choose γ (where $\rho << \gamma$), we define a PLL “timestamp correcting factor”, α , as

$$\begin{aligned} \alpha &\equiv \frac{N\Delta T_{\text{corr}}}{\Delta t_{\text{err}}} \approx \frac{D_{\text{corr}}NK_{\Delta T,\text{dco}}}{D_{\text{det}}\Delta t_{\text{tdc}}} \\ &= \gamma \frac{NK_{\Delta T,\text{dco}}}{\Delta t_{\text{tdc}}} = \gamma \frac{K_{\Delta T,\text{dco}}/T_{\text{osc}}}{\Delta t_{\text{tdc}}/T_{\text{ref}}} \leq 1 \end{aligned} \quad (14)$$

where $N\Delta T_{\text{corr}}$ is the maximum timestamp error correcting value [see Fig. 1(c)] in one reference cycle. $K_{\Delta T,\text{dco}}/T_{\text{osc}}$ ($\approx K_{\text{dco}}/\text{fosc}$) and $\Delta t_{\text{tdc}}/T_{\text{ref}}$ are the normalized DCO gain and TDC gain (unit: ppm/bit), respectively. Furthermore, $\alpha \leq 1$ aims to prevent over-correcting that would cause instability, especially with a longer loop delay. For $\alpha \approx 0.5$, $\Delta t_{\text{tdc}} = 100\text{ fs}/\text{bit}$, and $f_{\text{ref}} = 200\text{ MHz}$ (i.e., $\Delta t_{\text{tdc}}/T_{\text{ref}} = 20\text{ ppm}/\text{bit}$), it may require $K_{\Delta T,\text{dco}}/T_{\text{osc}}$ of $\sim 10\text{ ppm}/\text{bit}$ and the corresponding customized switched-capacitor’s resolution of $\sim 10\text{ aF}/\text{bit}$ in a 10 GHz DCO [2]. The z -transform of $t_{\text{out}}[k]$ in Fig. 2 is

$$\begin{aligned} \widehat{T}_{\text{out}}(z_{\text{osc}}) &\approx \frac{1}{N} \frac{H_{\text{corr}}}{1 + H_{\text{corr}}/N} N \widehat{T}_{\text{ref}}(z_{\text{ref}}) \\ &+ \left(1 - \frac{1}{N} \frac{H_{\text{corr}}}{1 + H_{\text{corr}}/N}\right) \widehat{T}_{\text{osc}}(z_{\text{osc}}) \end{aligned} \quad (15)$$

⁸For a symmetric DZ (as well as ρ), this could be implemented by arithmetic right bit shifting (at least “>>> 1”) with a ensuing corrective increment (“+1”) for the negative values.

where

$$H_{\text{corr}} = \alpha \frac{1}{N} \frac{1 - z_{\text{ref}}^{-1}}{1 - z_{\text{osc}}^{-1}} \frac{1}{1 - z_{\text{osc}}^{-1}} z_{\text{osc}}^{-L} \quad (16)$$

is a transfer function of the feedforward path. By normalizing $|\widehat{T}_{\text{out}}(z_{\text{osc}})|^2$ into phase domain, we get

$$\begin{aligned} \mathcal{L}_{\text{out}}(z_{\text{osc}}) &\approx \left| \frac{1}{N} \frac{H_{\text{corr}}}{1 + H_{\text{corr}}/N} \right|^2 \cdot N^2 (\mathcal{L}_{\text{ref}}(z_{\text{ref}}) + \mathcal{L}_{\Delta q,\text{det}}(z_{\text{ref}})) \\ &+ \left| 1 - \frac{1}{N} \frac{H_{\text{corr}}}{1 + H_{\text{corr}}/N} \right|^2 \cdot \mathcal{L}_{\text{osc}}(z_{\text{osc}}) \end{aligned} \quad (17)$$

where there are no cross-products between \widehat{T}_{ref} and \widehat{T}_{osc} due to their independence. It should be also noted that a noise added from $t_{\text{ref}}[n]$ (e.g., \mathcal{L}_{ref}), $\Delta t_{\text{err}}[n]$ (e.g., $\mathcal{L}_{\Delta q,\text{det}}$) or $t_{\text{out},\text{down}}[n]$ experiences the same transfer function to the output.

B. Multirate Timestamp Model of CSL (or IL)

On the other hand, a new multirate timestamp model for CSL (or IL) was recently introduced (see Fig. 3) based on the “instantaneous phase-controlled oscillator” [2]. The timestamp error $\Delta t_{\text{err}}[n]$ is attenuated by the CSL/IL strength factor β (i.e., “timestamp correcting factor” in CSL/IL) to obtain the input correcting timestamps $\Delta t_{\text{corr}}[n]$, and

$$\beta \equiv \frac{\Delta t_{\text{corr}}}{\Delta t_{\text{err}}} \leq 1 \quad (18)$$

which depends on pulse width, switch size, and capacitance ratio [2], and so on. Both α in (14) and β in (18) have the same physical meaning, describing the strength of correcting Δt_{err} and determining the bandwidth in PLL and CSL/IL for jitter optimization, respectively.

Since there is no significant delay in the feedforward path due to the nature of CSL/IL (unlike that in Fig. 2), it cannot directly downsample the final $t_{\text{out}}[k]$ by N to feed it back for the comparison with $t_{\text{ref}}[n]$, otherwise leading to incomputable discrete-time “delay-free loop” (such as [60, Fig. 3]). Instead, we introduce the uncorrected $t_{\text{out}}[k]$ at $t = nT_{\text{ref}}^- = nT_{\text{ref}} - \epsilon_t$ ($\epsilon_t \ll T_{\text{osc}}$), as

$$t_{\text{out},\text{down},\text{uncorr}}[n] = t_{\text{corr}}[n-1] + t_{\text{osc},\text{down}}[n] \quad (19)$$

where $t_{\text{corr}}[n-1]$ is the $(n-1)$ th correcting timestamp (i.e., before being updated to $t_{\text{corr}}[n]$ at $t = nT_{\text{ref}}^-$) for the free-running oscillator. The downsampled signal $t_{\text{osc},\text{down}}[n]$ of $t_{\text{osc}}[k]$ is assumed identical to the latter when $t = nT_{\text{ref}}^-$




Fig. 4. Calculated [based on (17) and (21)] and simulated PN for different α (e.g., Sweeping Δt_{dco} with $K_{\Delta T, \text{dco}}/T_{\text{osc}} = 10 \text{ ppm/bit}$ and $\gamma N K_{\Delta T, \text{dco}} = 50 \text{ fs/bit}$) in (a) ADPLL and for different β in (d) CSL/IL [Conditions: $f_{\text{ref}} = 200 \text{ MHz}$ with $\sigma_{\Delta t, \text{ref}} = 112.5 \text{ fs}$; $f_{\text{osc}} = 10 \text{ GHz}$ with $\mathcal{L}_{\text{osc}} @ 10 \text{ MHz} = 10^{-140/10} \text{ rad}^2/\text{Hz}$]. Calculated normalized bandwidth with f_{ref} in (b) ADPLL for $L = 1$ or $L = \lceil N/2 \rceil + 1$ and (e) in IL/CSL. Calculated rms jitter vs. different α in (c) ADPLL and different β in (f) CSL/IL.

and $t = nT_{\text{ref}}$ due to $\epsilon_t \ll T_{\text{osc}}$. The z -transform of $t_{\text{out}}[k]$, $\widehat{T}_{\text{out}}(z_{\text{osc}})$, in Fig. 3 can be derived as

$$\begin{aligned} \widehat{T}_{\text{out}}(z_{\text{osc}}) &\approx \frac{1}{N} \frac{1 - z_{\text{ref}}^{-1}}{1 - z_{\text{osc}}^{-1}} \frac{\beta}{1 - (1 - \beta)z_{\text{ref}}^{-1}} \widehat{T}_{\text{ref}}(z_{\text{ref}}) \\ &+ \left(1 - \frac{1}{N} \frac{1 - z_{\text{ref}}^{-1}}{1 - z_{\text{osc}}^{-1}} \frac{\beta}{1 - (1 - \beta)z_{\text{ref}}^{-1}} \right) \widehat{T}_{\text{osc}}(z_{\text{osc}}) \end{aligned} \quad (20)$$

and the corresponding PN is

$$\begin{aligned} \mathcal{L}_{\text{out}}(z_{\text{osc}}) &\approx \left| \frac{1}{N} \frac{1 - z_{\text{ref}}^{-1}}{1 - z_{\text{osc}}^{-1}} \frac{\beta}{1 - (1 - \beta)z_{\text{ref}}^{-1}} \right|^2 \cdot N^2 \mathcal{L}_{\text{ref}}(z_{\text{ref}}) \\ &+ \left| 1 - \frac{1}{N} \frac{1 - z_{\text{ref}}^{-1}}{1 - z_{\text{osc}}^{-1}} \frac{\beta}{1 - (1 - \beta)z_{\text{ref}}^{-1}} \right|^2 \cdot \mathcal{L}_{\text{osc}}(z_{\text{osc}}). \end{aligned} \quad (21)$$

IV. NUMERICAL VERIFICATION AND DISCUSSION

To verify the introduced formulas: (17) for ADPLL and (21) for CSL/IL, we compare them with their corresponding time-domain behavioral simulation results using Verilog-AMS in Cadence Spectre-AMS Designer [2], [26], [44]. The analytical results [i.e., black curves in Fig. 4(a) and (d)] have a near perfect agreement with the behavioral simulations, thus demonstrating the efficacy of the proposed modeling techniques. For the ADPLL in Fig. 4(a)–(c), we fix the 10 GHz DCO with $K_{\Delta T, \text{dco}}/T_{\text{osc}} = 10 \text{ ppm/bit}$ and $\gamma N K_{\Delta T, \text{dco}} = 50 \text{ fs/bit}$, yet sweep Δt_{dco} for obtaining different α . The β of CSL/IL in Fig. 4(d)–(f) is set directly. Due to the loop-delay (e.g., $L = \lceil N/2 \rceil + 1$), a large α (i.e., close to 1) will cause “jitter peaking” in the PN plots [see dark-red curve in Fig. 4(a)], introducing possible instability and amplifying the input PN; however, the CSL/IL is unconditionally stable even for $\beta = 1$. The in-band PN in CSL/IL is determined by the reference PN [see Fig. 4(d)], while the ADPLL’s PN could be dominated by the TDC quantization noise [see the yellow curve in Fig. 4(a)]. Fig. 4(b) and (e) shows that the theoretically maximum PN bandwidths of the PLL with $L = 1$ and the CSL/IL

are respectively 30% and 44% of f_{ref} .⁹ They are much larger than $f_{\text{ref}}/2\pi$ (i.e., 16% of f_{ref}) predicted by the conventional s-domain models [34], [60], [63] (which is accurate only when α or $\beta < 0.1$).

The rms jitter [i.e., integration of (17) and (21) from 1 kHz to $f_{\text{osc}}/2$] optimized with different α and β is illustrated in Fig. 4(c) and (f) under two noise configurations: 1) dominant purity of the oscillator (i.e., $\sigma_{\text{ref}} = 112.5 \text{ fs}$; $\mathcal{L}_{\text{osc}} @ 10 \text{ MHz} = -140 \text{ dBc/Hz}$), and 2) dominant purity of the reference ($\sigma_{\text{ref}} = 35.6 \text{ fs}$; $\mathcal{L}_{\text{osc}} @ 10 \text{ MHz} = -130 \text{ dBc/Hz}$). To achieve the sub-50 fs jitter, a different optimization strategy is required in each case. While the conventional optimization techniques can be used for the oscillator-purity-dominant ADPLL and IL (CSL) of case #1, case #2 highlights the findings in this brief: the reference-purity-dominant ADPLL and IL (CSL) should push their bandwidths to the remarkably high values corresponding to α & β of 0.2–0.5, well beyond the conventional setting of α & $\beta < 0.1$.

V. CONCLUSION

A frequency synthesizer of ultra-low jitter (i.e., sub-50 fs) is required in the next-generation of wireless and wireline communications. However, as its bandwidth increases, implying that the reference purity becomes more dominant, the current modeling and system simulation techniques fail to accurately predict its performance. A multirate timestamp modeling technique based on “two z -variables” provides an intuitive and powerful tool in understanding, distinguishing, and optimizing these wideband, low-jitter frequency synthesis techniques including high-bandwidth PLLs with high PD/TD-gain and injection locking. ADPLL employing an ADC-based TDC and charge-sharing locking (CSL) are the two promising techniques to reach well into the sub-50 fs jitter.

⁹The bandwidths are obtained by forcing the first term of (17) (excluding $N^2(\mathcal{L}_{\text{ref}} + \mathcal{L}_{\Delta q, \text{det}})$) and (21) (excluding $N^2\mathcal{L}_{\text{ref}}$) to 1/2. For attempts to reach these limits, we refer to [61] and [62].

REFERENCES

- [1] B. Razavi, "Jitter-power trade-offs in PLLs," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 68, no. 4, pp. 1381–1387, Apr. 2021.
- [2] Y. Hu *et al.*, "A charge-sharing locking technique with a general phase noise theory of injection locking," *IEEE J. Solid-State Circuits*, vol. 57, no. 2, pp. 518–534, Feb. 2022.
- [3] W. Wu, "Low-jitter frequency generation techniques for 5G communication: A tutorial," *IEEE Solid-State Circuits Mag.*, vol. 13, no. 4, pp. 44–63, 2021.
- [4] X. Gao, E. A. M. Klumperink, M. Bohsali, and B. Nauta, "A low noise sub-sampling PLL in which divider noise is eliminated and PD/CP noise is not multiplied by N^2 ," *IEEE J. Solid-State Circuits*, vol. 44, no. 12, pp. 3253–3263, Dec. 2009.
- [5] Z.-Z. Chen *et al.*, "14.9 sub-sampling all-digital fractional-N frequency synthesizer with -111 dBc/Hz in-band phase noise and an FoM of -242 dB," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, 2015, pp. 1–3.
- [6] T. Siriburanon *et al.*, "A 2.2 GHz -242 dB-FOM 4.2 mW ADC-PLL using digital sub-sampling architecture," *IEEE J. Solid-State Circuits*, vol. 51, no. 6, pp. 1385–1397, Jun. 2016.
- [7] Z. Yang, Y. Chen, S. Yang, P. Mak, and R. P. Martins, "16.8 a 25.4-to-29.5 GHz 10.2 mW isolated sub-sampling PLL achieving -252.9 dB jitter-power FoM and -63 dBc reference spur," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2019, pp. 270–272.
- [8] Z. Zhang, G. Zhu, and C. P. Yue, "A 0.65-V12-16-GHz sub-sampling PLL with 56.4-fsrms integrated jitter and -256.4-dB FoM," *IEEE J. Solid-State Circuits*, vol. 55, no. 6, pp. 1665–1683, Jun. 2020.
- [9] W. Wu *et al.*, "A 28-nm 75-fsrms analog fractional-N sampling PLL with a highly linear DTC incorporating background DTC gain calibration and reference clock duty cycle correction," *IEEE J. Solid-State Circuits*, vol. 54, no. 5, pp. 1254–1265, May 2019.
- [10] A. Santiccioli *et al.*, "A 66-fs-rms jitter 12.8-to-15.2-GHz fractional-N bang-bang PLL with digital frequency-error recovery for fast locking," *IEEE J. Solid-State Circuits*, vol. 55, no. 12, pp. 3349–3361, Dec. 2020.
- [11] W. Wu *et al.*, "A 14-nm ultra-low jitter fractional-N PLL using a DTC range reduction technique and a reconfigurable dual-core VCO," *IEEE J. Solid-State Circuits*, vol. 56, no. 12, pp. 3756–3767, Dec. 2021.
- [12] J. Gong, E. Charbon, F. Sebastian, and M. Babaie, "A low-jitter and low-spur charge-sampling PLL," *IEEE J. Solid-State Circuits*, vol. 57, no. 12, pp. 492–504, Feb. 2022.
- [13] Y. Chen, J. Gong, R. B. Staszewski, and M. Babaie, "A fractional-N digitally intensive PLL achieving 428-fs jitter and -54-dBc spurs under 50-mV_{pp} supply ripple," *IEEE J. Solid-State Circuits*, early access, Nov. 15, 2021, doi: [10.1109/JSSC.2021.3123386](https://doi.org/10.1109/JSSC.2021.3123386).
- [14] Y. C. Qian, Y. Y. Chao, and S. I. Liu, "A low-jitter sub-sampling PLL with a sub-sampling DLL," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 69, no. 2, pp. 269–273, Feb. 2022.
- [15] S. Ye, L. Jansson, and I. Galton, "A multiple-crystal interface PLL with VCO realignment to reduce phase noise," *IEEE J. Solid-State Circuits*, vol. 37, no. 12, pp. 1795–1803, Dec. 2002.
- [16] B. M. Helal, C. Hsu, K. Johnson, and M. H. Perrott, "A low jitter programmable clock multiplier based on a pulse injection-locked oscillator with a highly-digital tuning loop," *IEEE J. Solid-State Circuits*, vol. 44, no. 5, pp. 1391–1400, May 2009.
- [17] A. Musa, W. Deng, T. Siriburanon, M. Miyahara, K. Okada, and A. Matsuzawa, "A compact, low-power and low-jitter dual-loop injection-locked PLL using all-digital PVT calibration," *IEEE J. Solid-State Circuits*, vol. 49, no. 1, pp. 50–60, Jan. 2014.
- [18] C.-L. Wei, T.-K. Kuan, and S.-L. Liu, "A subharmonically injection-locked PLL with calibrated injection pulse width," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 62, no. 6, pp. 548–552, Jun. 2015.
- [19] A. Elkholly, M. Talegaonkar, T. Anand, and P. K. Hanumolu, "Design and analysis of low-power high-frequency robust sub-harmonic injection-locked clock multipliers," *IEEE J. Solid-State Circuits*, vol. 50, no. 12, pp. 3160–3174, Dec. 2015.
- [20] S. Yoo, S. Choi, J. Kim, H. Yoon, Y. Lee, and J. Choi, "A low-integrated-phase-noise 27–30-GHz injection-locked frequency multiplier with an ultra-low-power frequency-tracking loop for mm-Wave-band 5G transceivers," *IEEE J. Solid-State Circuits*, vol. 53, no. 2, pp. 375–388, Feb. 2018.
- [21] T. Siriburanon *et al.*, "A low-power low-noise mm-Wave Subsampling PLL using dual-step-mixing ILFD and tail-coupling quadrature injection-locked oscillator for IEEE 802.11ad," *IEEE J. Solid-State Circuits*, vol. 51, no. 5, pp. 1246–1260, May 2016.
- [22] A. Elkholly, A. Elmallah, M. G. Ahmed, and P. K. Hanumolu, "A 6.75–8.25-GHz-250-dB FoM rapid ON/OFF fractional-N injection-locked clock multiplier," *IEEE J. Solid-State Circuits*, vol. 53, no. 6, pp. 1818–1829, Jun. 2018.
- [23] J. Kim *et al.*, "16.2 a 76fs_{rms} jitter and -40 dBc integrated-phase-noise 28-to-31GHz frequency synthesizer based on digital sub-sampling PLL using optimally spaced voltage comparators and background loop-gain optimization," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2019, pp. 258–260.
- [24] T.-H. Tsai, R.-B. Sheen, S.-Y. Hsu, C.-H. Chang, and R. B. Staszewski, "A 55.9-fs integrated jitter (100 kHz–100 MHz) hybrid LC-tank PLL in 5-nm FinFET using programmable phase realignment and dynamic coarse tuning," *IEEE Solid-State Circuits Lett.*, vol. 4, pp. 230–233, 2021.
- [25] Y. Hu *et al.*, "A 21.7-to-26.5GHz charge-sharing locking quadrature PLL with implicit digital frequency-tracking loop achieving 75fs jitter and -250 dB FoM," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2020, pp. 276–278.
- [26] R. B. Staszewski, C. Fernando, and P. T. Balsara, "Event-driven simulation and modeling of phase noise of an RF oscillator," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 52, no. 4, pp. 723–733, Apr. 2005.
- [27] N. Da Dalt, "Linearized analysis of a digital bang-bang PLL and its validity limits applied to jitter transfer and jitter generation," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 11, pp. 3663–3675, Dec. 2008.
- [28] I. L. Syllaios, R. B. Staszewski, and P. T. Balsara, "Time-domain modeling of an RF all-digital PLL," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 55, no. 6, pp. 601–605, Jun. 2008.
- [29] I. L. Syllaios, P. T. Balsara, and R. B. Staszewski, "Recombination of envelope and phase paths in wideband polar transmitters," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 8, pp. 1891–1904, Aug. 2010.
- [30] I. L. Syllaios and P. T. Balsara, "Linear time-variant modeling and analysis of all-digital phase-locked loops," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 11, pp. 2495–2506, Nov. 2012.
- [31] A. Santiccioli, C. Samori, A. L. Lacaita, and S. Levantino, "Time-variant modeling and analysis of multiplying delay-locked loops," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 10, pp. 3775–3785, Oct. 2019.
- [32] L. Avallone, M. Mercandelli, A. Santiccioli, M. P. Kennedy, S. Levantino, and C. Samori, "A comprehensive phase noise analysis of bang-bang digital PLLs," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 68, no. 7, pp. 2775–2786, Jun. 2021.
- [33] S. D. Vamvakos, V. Stojanovic, and B. Nikolic, "Discrete-time, linear periodically time-variant phase-locked loop model for jitter analysis," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 58, no. 6, pp. 1211–1224, Jun. 2011.
- [34] R. B. Staszewski and P. T. Balsara, *All-Digital Frequency Synthesizer in Deep-Submicron CMOS*. Hoboken, NJ, USA: Wiley, 2006.
- [35] M. Babaie and R. B. Staszewski, "A class-F CMOS oscillator," *IEEE J. Solid-State Circuits*, vol. 48, no. 12, pp. 3120–3133, Dec. 2013.
- [36] D. Murphy and H. Darabi, "A 27-GHz quad-core CMOS oscillator with no mode ambiguity," *IEEE J. Solid-State Circuits*, vol. 53, no. 11, pp. 3208–3216, Nov. 2018.
- [37] A. Franceschin, P. Andreani, F. Padovan, M. Bassi, and A. Bevilacqua, "A 19.5-GHz 28-nm class-C CMOS VCO, with a reasonably rigorous result on 1/f noise upconversion caused by short-channel effects," *IEEE J. Solid-State Circuits*, vol. 55, no. 7, pp. 1842–1853, Jul. 2020.
- [38] H. Guo, Y. Chen, P.-I. Mak, and R. P. Martins, "20.1 a 5.0-to-6.36GHz wideband-harmonic-shaping VCO achieving 196.9 dBc/Hz peak FoM and 90-to-180kHz 1/f³ PN corner without harmonic tuning," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, vol. 64, 2021, pp. 294–296.
- [39] P. Andreani and A. Bevilacqua, "Harmonic oscillators in CMOS—A tutorial overview," *IEEE Open J. Solid-State Circuits Soc.*, vol. 1, pp. 2–17, 2021.
- [40] M. Barzgari, A. Ghafari, A. Nikpaik, and A. Medi, "Even-harmonic class-E CMOS oscillator," *IEEE J. Solid-State Circuits*, early access, Nov. 18, 2021, doi: [10.1109/JSSC.2021.3124971](https://doi.org/10.1109/JSSC.2021.3124971).
- [41] M. Shahmohammadi, M. Babaie, and R. B. Staszewski, "A 1/f noise upconversion reduction technique for voltage-biased RF CMOS oscillators," *IEEE J. Solid-State Circuits*, vol. 51, no. 11, pp. 2610–2624, Nov. 2016.
- [42] Y. Hu, T. Siriburanon, and R. B. Staszewski, "A low-flicker-noise 30-GHz class-F₂₃ oscillator in 28-nm CMOS using implicit resonance and explicit common-mode return path," *IEEE J. Solid-State Circuits*, vol. 53, no. 7, pp. 1977–1987, Jul. 2018.
- [43] Y. Hu, T. Siriburanon, and R. B. Staszewski, "Intuitive understanding of flicker noise reduction via narrowing of conduction angle in voltage-biased oscillators," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 66, no. 12, pp. 1962–1966, Dec. 2019.
- [44] Y. Hu, "Flicker noise upconversion and reduction mechanisms in RF/millimeter-wave oscillators for 5G communications," Ph.D. dissertation, School Electr. Electron. Eng., Univ. College Dublin, Dublin, Ireland, 2019. [Online]. Available: <http://hdl.handle.net/10197/11459>

- [45] Y. Hu, T. Siriburanon, and R. B. Staszewski, “Oscillator flicker phase noise: A tutorial,” *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 68, no. 2, pp. 538–544, Feb. 2021.
- [46] J. Du *et al.*, “A compact 0.2–0.3-V inverse-class-F₂₃ oscillator for low 1/f₃ noise over wide tuning range,” *IEEE J. Solid-State Circuits*, vol. 57, no. 2, pp. 452–464, Feb. 2022.
- [47] X. Chen, Y. Hu, T. Siriburanon, J. Du, R. B. Staszewski, and A. Zhu, “Flicker phase-noise reduction using gate-drain phase shift in transformer-based oscillators,” *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 69, no. 3, pp. 973–984, Mar. 2022.
- [48] J. P. Hein and J. W. Scott, “z-domain model for discrete-time PLL’s,” *IEEE Trans. Circuits Syst.*, vol. 35, no. 11, pp. 1393–1400, Nov. 1988.
- [49] H. Liu, D. Tang, Z. Sun, W. Deng, H. C. Ngo, and K. Okada, “A sub-mW fractional-N ADPLL with FOM of -246 dB for IoT applications,” *IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3540–3552, Dec. 2018.
- [50] Z. Zong, P. Chen, and R. B. Staszewski, “A low-noise fractional-N digital frequency synthesizer with implicit frequency tripling for mm-Wave applications,” *IEEE J. Solid-State Circuits*, vol. 54, no. 3, pp. 755–767, Mar. 2019.
- [51] J. Sharma and H. Krishnaswamy, “A 2.4-GHz reference-sampling phase-locked loop that simultaneously achieves low-noise and low-spur performance,” *IEEE J. Solid-State Circuits*, vol. 54, no. 5, pp. 1407–1424, May 2019.
- [52] J. Du *et al.*, “A millimeter-wave ADPLL with reference oversampling and third-harmonic extraction featuring high FoM jitter-N,” *IEEE Solid-State Circuits Lett.*, vol. 4, pp. 214–217, 2021.
- [53] L. Wu, T. Burger, P. Schönle, and Q. Huang, “A power-efficient fractional-N DPLL with phase error Quantized in fully differential-voltage domain,” *IEEE J. Solid-State Circuits*, vol. 56, no. 4, pp. 1254–1264, Apr. 2021.
- [54] J. Qiu *et al.*, “A 32-kHz-reference 2.4-GHz fractional-N oversampling PLL with 200-kHz loop bandwidth,” *IEEE J. Solid-State Circuits*, vol. 56, no. 12, pp. 3741–3755, Dec. 2021.
- [55] J. Z. Ru, C. Palattella, P. Geraedts, E. Klumperink, and B. Nauta, “A high-linearity digital-to-time converter technique: Constant-slope charging,” *IEEE J. Solid-State Circuits*, vol. 50, no. 6, pp. 1412–1423, Jun. 2015.
- [56] K. Raczkowski, N. Markulic, B. Hershberg, and J. Craninckx, “A 9.2–12.7 GHz wideband fractional-N subsampling PLL in 28 nm CMOS with 280 fs RMS jitter,” *IEEE J. Solid-State Circuits*, vol. 50, no. 5, pp. 1203–1213, May 2015.
- [57] P. Chen, F. Zhang, Z. Zong, S. Hu, T. Siriburanon, and R. B. Staszewski, “A 31-μW, 148-fs step, 9-bit capacitor-DAC-based constant-slope digital-to-time converter in 28-nm CMOS,” *IEEE J. Solid-State Circuits*, vol. 54, no. 11, pp. 3075–3085, Nov. 2019.
- [58] D. Liao and F. F. Dai, “A fractional-N reference sampling PLL with linear sampler and CDAC based fractional spur cancellation,” *IEEE J. Solid-State Circuits*, vol. 56, no. 3, pp. 694–704, Mar. 2021.
- [59] B. Razavi, *Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture Level*. Cambridge, U.K.: Cambridge Univ. Press, 2020.
- [60] X. Zheng *et al.*, “Frequency-domain modeling and analysis of injection-locked oscillators,” *IEEE J. Solid-State Circuits*, vol. 55, no. 6, pp. 1651–1664, Jun. 2020.
- [61] L. Kong and B. Razavi, “A 2.4-GHz RF fractional-N synthesizer with BW = 0.25 f_{ref},” *IEEE J. Solid-State Circuits*, vol. 53, no. 6, pp. 1707–1718, Jun. 2018.
- [62] H. Zhang *et al.*, “0.2mW 70 fs_{rms}-jitter injection-locked PLL using de-sensitized SSPD-based injecting-time self-alignment achieving -270 dB FoM and -66 dBc reference spur,” in *Proc. Symp. VLSI Circuits*, 2019, pp. C38–C39.
- [63] D. Dunwell and A. C. Carusone, “Modeling oscillator injection locking using the phase domain response,” *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 60, no. 11, pp. 2823–2833, Nov. 2013.