

0.52-mW 30-GHz LNA in 22-nm FDSOI CMOS

Michele Spasaro^{ID}, Member, IEEE, and Domenico Zito^{ID}, Senior Member, IEEE

Abstract—This brief reports a novel low-power 30GHz LNA in 22nm FDSOI CMOS technology. The LNA is based on an active network with CMOS inverting amplifier stages, and input and output feedforward impedance matching networks. It exhibits a peak gain of 11.4 dB, a noise figure of 5.8 dB, with a record power consumption of 0.52 mW from a 0.8 V supply. Owing to its circuit topology, the LNA is compact in size and its core area amounts to $0.20 \times 0.22 \text{ mm}^2$.

Index Terms—Low noise amplifier, low power, mm-wave, sub-mW.

I. INTRODUCTION

THE CONSTANT evolution of silicon microelectronic technologies has led to the development of innovative ultra-scaled transistors (active devices) capable of outstanding performances. MOSFETs in cutting-edge CMOS technologies have reached peak transition frequency (f_T) and maximum oscillation frequency (f_{\max}) higher than 300 GHz [1], [2], [3]. For instance, thin oxide n-MOSFETs in 22nm FDSOI CMOS technology exhibit f_T/f_{\max} as high as 347/371 GHz [2]. The high values of f_T and f_{\max} are key enabling factors for emerging applications, such as 5G [3], [4], 6G [5], IoT [3], and quantum computing [6].

The traditional design paradigm for microwave and mm-wave integrated circuits relies on the cascade connection of active LC resonant stages [7], [8], [9], [10], [11], [12], [13], [14], made of transistors and large passive components, such as metal-insulator-metal capacitors, spiral inductors and transformers, and transmission lines (TLs). These are typically fabricated with the top thick metal layers of the back-end-of-line (BEOL) in order to limit the losses and capacitive effects towards the substrate. Despite the transistors have reached high f_{\max} and low values of minimum noise figure (NF_{\min}) [1], [2], [3], their full potential at the microwaves and mm-waves is severely impaired by the losses in passive components [15], [16], [17], especially for very low power consumption (P_C) where losses dominate [15], [16], [18]. In

Manuscript received 1 April 2023; revised 24 May 2023; accepted 8 June 2023. Date of publication 23 June 2023; date of current version 25 September 2023. This work was supported in part by the European Commission through the European H2020 FET OPEN Project IQubits under Grant 829005, and in part by the Poul Due Jensen Foundation. This brief was recommended by Associate Editor A. Aprile. (Corresponding author: Domenico Zito.)

Michele Spasaro was with the Department of Electrical and Computer Engineering, Aarhus University, 8000 Aarhus, Denmark.

Domenico Zito was with the Department of Electrical and Computer Engineering, Aarhus University, 8000 Aarhus, Denmark. He is now with the Department of Measurements and Electronics, AGH University of Science and Technology, 30-059 Krakow, Poland (e-mail: domenico.zito@agh.edu.pl).

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TCSII.2023.3288354>.

Digital Object Identifier 10.1109/TCSII.2023.3288354




Fig. 1. Novel LNA topology. The dashed lines identify the input matching network (IMN), output matching network (OMN) and active network (AN).

order to compensate the losses introduced by the passive components and their interconnections, including vias, from the transistor level all the way up the top thick metal layers of the passives, the current consumption of the transistors has to be increased to reach the desired performances. Compact broadband amplifier solutions with no LC resonant stages are attractive, also in terms area (e.g., [19]), but the inherent parasitic capacitances limit the desired maximum frequency of operation, which is typically mitigated by increasing the power consumption. Overall, low-power amplifier solutions with small footprint on silicon die are very attractive for microwave/mm-wave radios and radars based on phase-array transceivers with a large number of array elements [20], but also for qubit control circuits in monolithic quantum processors scalable to large number of qubits [21].

In this brief, we report the design of the 30GHz low-power low noise amplifier (LNA) based on an active network (AN) circuit topology in Fig. 1. This approach with no passive components in the active network breaks the well-established design paradigm above, providing reasonable performances with lower power consumption. In [20] we have addressed its application as variable-gain low noise amplifier for low-power tapered mm-wave 5G/6G phased-array receivers. In [21] we have addressed the design implementation tailored for 60 GHz operations at cryogenic temperatures (2K) as a key circuit, i.e., a “qubit size” amplifier for qubit control in monolithic quantum processors. In this brief we present all the features of the low-power amplifier topology of Fig. 1 together with its more inherent as well as more comprehensive design aspects for 30GHz operations and its experimental characterization at room temperature, for more general purposes in microwave and mm-wave communication and sensing applications [22], [23], such as radars [24], [25], radiometers [26] and 5G/6G mobile broadband phased-array transceivers [27].

This brief is organized as follows. Section II addresses the circuit design and implementation, and the post-layout simulation (PLS) results. Section III reports the




Fig. 2. (a) Performances of the INV versus V_G : Current density (J); G_{MS} and NF_{min} at 30 GHz. (b) G_{MS} and NF_{min} of SBI at 30 GHz.

experimental results. Finally, in Section IV, the conclusions are drawn.

II. LNA DESIGN

A. Active Network

The AN takes advantage of the complementary current reuse [28] and consists of a self-biased CMOS inverting (SBI) amplifier as a first stage, followed by a Cherry-Hooper amplifier stage, which is made of a CMOS inverting (INV) amplifier and an SBI. Typically, low-power LNA designs exploit forward body-bias (FBB) to lower, in magnitude, the threshold voltage (V_t) of MOSFETs and, in turn, allow a reduction of the supply voltage (V_{DD}) [11], [12]. However, FBB requires further control voltages and reducing V_{DD} has detrimental impact on linearity [12]. The LNA reported here is designed to operate at the nominal V_{DD} of 0.8 V and zero back-gate voltages.

The process design kit (PDK) offers several transistor flavors [3], with different V_t and allowed ranges for the back-gate voltages. To achieve the targeted power consumption (P_C) of 0.5 mW from the nominal V_{DD} , we have selected regular- V_t (rvt) transistors. All transistors are sized equally with gate width (W) of 3.9 μm . The even transistor sizing for all stages results from a trade-off between linearity and noise performances, and facilitates the layout implementation.

Fig. 2(a) reports the current density (J), i.e., the ratio of the source current of the p-MOSFET and W , the maximum stable gain (G_{MS}), and NF_{min} of the INV as a function of the DC gate voltage (V_G).

At $V_G = 396$ mV $\approx V_{DD}/2$, the DC drain voltage V_D amounts to 397 mV $\approx V_G$ and the INV exhibits the peak




Fig. 3. Stability factors k and μ of the AN: The AN is unconditionally stable.

current density of 56 $\mu A/\mu m$, peak G_{MS} of 11.5 dB, and optimum NF_{min} of 0.76 dB.

Moreover, the transconductances of the n-MOSFET and p-MOSFET amount to 3.2 mS and 2.9 mS, respectively. The results prove that the n-MOSFET and p-MOSFET, equally sized, are well balanced, as strain technologies have mitigated the gap between electron and hole mobilities in n-MOSFETs and p-MOSFETs, respectively.

Fig. 2(b) reports the G_{MS} and NF_{min} of the SBI as a function of the feedback resistor R_f . As R_f is increased from 3 to 10 k Ω , NF_{min} reduces from 2.6 dB to 1.5 dB and G_{MS} increases from 10.3 to 11.6 dB. Larger resistors do not improve significantly the performance of the SBI, but lead to a less compact layout. Thereby, we have selected an R_f of 10 k Ω as a good tradeoff. Both V_G and V_D of the SBI are equal to 396 mV and the current density J amounts to 56 $\mu A/\mu m$, as for the INV.

The AN is self-biased: The two SBIs and the INV have $V_G = V_D = 396$ mV and are biased at the peak current density of 56 $\mu A/\mu m$. The AN draws 0.52 mW from the 0.8V supply. Fig. 3 shows that the stability factors k and μ of the AN are greater than unity and therefore the AN is unconditionally stable.

At 30 GHz, the AN exhibits a minimum NF (NF_{min}^{AN}) of 1.86 dB and maximum available gain (G_{MA}^{AN}) of 23.2 dB. The input impedance (Z_{in}^{AN}) of the AN amounts to 292-j451 Ω and its complex conjugate (Z_{in}^{AN})* is matched to the optimum-noise impedance (Z_{ON}^{AN}) of AN. As a result, the coefficient $|Z_N^{AN}| = |Z_{ON}^{AN} - (Z_{in}^{AN})^*| / |Z_{ON}^{AN} + Z_{in}^{AN}|$ [15], which provides a measure of the proximity between the two impedances, amounts to -12.1 dB.

As mentioned above, to fulfill gain and noise requirements, traditional mm-wave LNA design rely on cascading multiple active LC resonant stages [7], [8], [9], [10], [11], [12], [13], [14]. However, these results show that the outstanding performances of ultra-scaled active devices allow the AN to reach adequate performances at 30 GHz, so avoiding the losses (including those of the interconnections and vias through the BEOL) and power and area penalties caused by bulky spiral inductors, transformers, and TLs.

B. Matching Networks

On the basis of the AN performances, the LNA holds the potential to achieve $|S_{21}|^2 = G_{MA}^{AN} = 23.2$ dB and $NF \approx NF_{min}^{AN} = 1.86$ dB at 30 GHz. However, the full potential




Fig. 4. (a) Equivalent circuit of IMN ($Q_{PM} \gg 1$). (b) Layout of the transformer.

of the AN can only be achieved with ideal lossless reciprocal MNs [16].

Because of the IMN losses, the equivalent noise temperature T_N of the LNA has the following lower bound [16]:

$$\theta_1^{LNA} = T_0(1/G_A^{IMN} - 1) + T_{Nmin}^{AN}/G_A^{IMN}, \quad (1)$$

where $T_0 = 290$ K, T_{Nmin}^{AN} is the minimum equivalent noise temperature of AN, and G_A^{IMN} is the available gain of IMN.

The IMN is designed to maximize the power transfer at the input port of the LNA. This requirement leads to MNs with a quite large impedance transformation ratio, which is common in low-power designs [12], as the power budget constrains the maximum gate width of the MOSFETs and therefore the input impedance of the active stages is typically much larger than $50\ \Omega$. The J adopted in our LNA design is 2-5 times lower than the optimum- NF_{min} and peak- f_{max} current densities applied in conventional mm-wave LNA designs [9], [11], [13], so leading to larger W and reduced $\text{Re}\{Z_{in}^{AN}\}$ and $\text{Im}\{Z_{in}^{AN}\}$ for the given drain current. To optimize the performances of the LNA with lossy IMN, we have applied the loss-aware design methodology in [15], [16], [18], i.e., input integrated matching for maximum power transfer and minimum cascade noise.

Fig. 4(a) reports the equivalent circuit of the IMN, where R_P and R_S denote the parasitic series resistances of the primary and secondary spirals of the transformer, with self-inductance L_P and L_S , respectively, and intrinsic Q-factors Q_P and Q_S , respectively, M denotes the mutual inductance, and $Q_{PM} = \omega(L_P + M)/R_P \gg 1$ denotes the equivalent quality factor of the primary spiral. G_A^{IMN} is bounded by the maximum available gain of the IMN, which is, for a reciprocal network, solely determined by the stability factor [16], here denoted as k_{IMN} . $Q_{SM} = \omega(L_S + M)/R_S$ is the equivalent Q-factor of the secondary spiral and $n_M = (L_S + M)/(L_P + M)$ is the equivalent turn ratio. Neglecting the losses in the capacitors, we get

$$k_{IMN} \approx 1 + n_M/(Q_{SM}Q_{PM}). \quad (2)$$

As M increases, n_M decreases while Q_{SM} and Q_{PM} increase, which, in turn, improves k_{IMN} . Thereby, the coupling coefficient k_{PS} of the transformer can be used as a free parameter to minimize G_A^{IMN} and, in turn, minimize the noise temperature T_N^{IMN+AN} of the cascade of the IMN and AN, i.e., the cascade noise [16]. The results of the input integrated matching for maximum power transfer and minimum cascade noise applied to the schematic design of the IMN are reported in Figs. 5(a) and (b). Fig. 5(a) reports the T_N^{IMN+AN} and θ_1^{LNA} ; Fig. 5(b) reports the S_{11} of the network formed by the IMN and AN




Fig. 5. Design of the IMN ($Q_p = Q_S = 10$, $L_S/L_P = 2$, $C_{II} = 100$ fF, $C_{I3} = 26$ fF): (a) Equivalent noise temperature (T_N^{IMN+AN}) of the cascade of the IMN and AN, i.e., IMN + AN, theoretical lower bound θ_1^{LNA} , and (b) S_{11} of IMN + AN for different values of the coupling coefficient k_{PS} . (c) PLS results: S-parameters, NF, and NF_{min} of LNA.

for different values of k_{PS} . At 30 GHz, T_N^{IMN+AN} decreases from 454 K to 370 K as k_{PS} increases from 0.2 to 0.8. For all cases, T_N^{IMN+AN} approaches the lower bound θ_1^{LNA} , which decreases monotonically with k_{PS} .

The OMN employs the same transformer as IMN and the capacitors in OMN are fine-tuned to achieve maximum power transfer at the output port.

Last, a further consideration it is worth mentioning that, despite this design is focused on the proof of concept of the approach reported above, using the coupling factor to accomplish primarily the noise performance. Alternatively, the coupling factor could be used as a design parameter to adjust other circuit performance, such as the bandwidth extension of the input impedance matching. However, this may depend also on the entity of the desired bandwidth performance. Likely accomplishing specific bandwidth extensions could require more sophisticated matching networks with some further circuit element to be used as an additional design parameter.

TABLE I
CIRCUIT SIZING

C_{11} (fF)	C_{12} (fF)	C_{13} (fF)	C_{01} (fF)	C_{02} (fF)	C_{03} (fF)
238	548	26	26	730	550
L_P [pH]	Q_P [-]	L_S [pH]	Q_S [-]	k_{PS} [-]	
119	9.6	267	13.1	0.59	




Fig. 6. Die micrograph.

However, these additional considerations go beyond the work reported in this brief.

C. Design Implementation

The technology offers several BEOL stack options [9], [13]. The selected option [9] includes nine copper metal layers (ML_1 - ML_9) and one aluminum cap layer (ML_{10}). The layout of the custom-designed transformer is shown in Fig. 4(b); it is implemented in the two topmost thick copper metal layers (ML_8 and ML_9) [9]. The electromagnetic (EM) simulations have been performed in Momentum by Keysight Technologies. The circuit sizing is reported in Table I. Fig. 5(c) reports the results of the PLS. The LNA exhibits S_{21} of 11.8 dB and NF of 5.5 dB at the center frequency (f_0) of 30 GHz with a power consumption of 0.52 mW. The LNA exhibits an input-referred 1dB compression point (iP_{1dB}) of -24.1 dBm at f_0 and an input-referred 3rd order intercept point (iIP_3) of -15 dBm for two tones at 30.0 and 30.1 GHz. Fig. 6 shows the die micrograph. The core area amounts to 0.20×0.22 mm².

III. EXPERIMENTAL RESULTS

On-die measurements have been carried out with the Keysight PNA-X N5245A and FormFactor Infinity Probes GSG i40. Power calibrations were carried out with the power meter N1914A and power sensor N8487A by Keysight. The measurement results are reported in Fig. 7. Fig. 7(a) plots the S-Parameters and NF. The LNA exhibits f_0 of 30.1 GHz, S_{21} of 11.4 dB and NF of 5.8 dB. Fig. 7(b) reports the transducer gain (G_T) of the LNA as a function of the input power (P_{in}) at 30 GHz. The LNA exhibits iP_{1dB} of -24.9 dBm. Also, Fig. 6(b) reports the results of the two-tone test with a frequency spacing of 100 MHz; the iIP_3 amounts to -14 dBm.

Overall, the measurements show a very good agreement with the PLS results, so demonstrating the effectiveness of the LNA design approach and methodology presented above. In such a design approach, unlike the common microwave/mm-wave design approaches, the amplifier stages of the ANs do




Fig. 7. Measurement results: (a) S-parameters and NF; (b) G_T at 30 GHz as a function of the P_{in} ; iIP_3 for two tones at 30.0 and 30.1 GHz.

not include any spiral inductors/transformers for peaking and inter-stage matching networks that require connecting the transistors to the top metal layers all through the BEOL and then introduce substantial losses. This design paradigm shift leads to very compact layouts with reduced parasitics and allows taking better advantage of the inherent performance of ultra-scaled MOSFETs, as these are not heavily impaired by lossy interconnects whose effects are predominant in low-power designs at high frequencies. However, the effectiveness of this approach reduces as the operating frequency increases, due to the inherent parasitic capacitances of the MOSFETs. Altogether, the results reported here demonstrate the very high potential as LNA element for microwave/mm-wave 5G/6G radios and radars based on phase-array transceivers with a large number array elements [20]. However, in [21] we have shown that with the same technology process, i.e., 22nm FDSOI CMOS, it can be still a viable design approach also for operations at 60 GHz, and possibly even beyond owing to the increase of gain, and reduction of thermal noise and losses at cryogenic temperatures.

Table II summarizes the LNA performances and reports the comparison with the prior-art low-power LNAs in the relevant microwave/mm-wave frequency range. The LNA achieves a record P_C , about 45% to 95% lower than prior-art low-power microwave/mm-wave LNAs. Among the sub-mW LNAs, it exhibits the best iP_{1dB} , -3 dB bandwidth (BW_3) and -10 dB bandwidth (BW_{10}), and it has the most compact core area.

IV. CONCLUSION

This brief reports a very low-power microwave/mm-wave LNA in 22nm FDSOI CMOS. The LNA consists of a novel circuit topology with a compact broadband active network and input and output impedance matching networks. The

TABLE II
SUMMARY OF PERFORMANCE AND COMPARISON
WITH PRIOR-ART WORKS

Work	This	[10]	[9]	[11]	[12]
Tech.	22 nm FDSOI	22 nm FDSOI	22 nm FDSOI	22 nm FDSOI	90 nm Bulk
f_0 (GHz)	30.1	25 ^a	22	22 ^a	39.2
BW_3 (GHz)	26.7-33.9	19-34	20-36	19.5-29	38-41.1 ^a
BW_{10} (GHz)	27.6-31.3	26-34 ^a	22.5-32.2	22-32 ^a	36.5-39.5 ^a
S_{21} (dB)	11.4	12	17.9	16.9	11.7
NF (dB)	5.8^b	1.46 ^b	2.1-2.9	2.2 ^c	5.4 ^b
iP _{1dB} (dBm)	-24.9	-7.6	-	-10.2 ^d	-29.7
iP ₃ (dBm)	-15^f	3 ^f	-13.1 ^f	+2.6 ^g	-
P _c (mW)	0.52	9.8	5.6	3.2	0.92
Core area (mm ²)	0.044	0.12	0.05	0.19	0.19 ^e

^aDeduced from plot. ^bMinimum in -3dB band. ^cMean value in -3dB band. ^dAt 28 GHz for high-power mode (P_c = 9.6 mW). ^eIncluding pads. ^f100MHz tone spacing. ^gTone spacing not reported.

LNA has been designed and implemented for operations at 30 GHz, and shows good performance with a record power consumption of 0.52 mW and area on silicon, and among the sub-mW LNAs exhibits comparable noise and gain performances, lowest power consumption, best iP_{1dB} and largest bandwidth.

ACKNOWLEDGMENT

The authors are grateful to Keysight Technologies for their support through the donation of equipment and cad tools; Dr. C. Kretzschmar, Dr. P. Lengo, Dr. B. Chen (GlobalFoundries) for the technology support.

REFERENCES

- A. Cathelin, “Fully depleted silicon on insulator devices CMOS: The 28-nm node is the perfect technology for analog, RF, mmW, and mixed-signal system-on-chip integration,” *IEEE Solid-State Circuits Mag.*, vol. 9, no. 4, pp. 18–26, Nov. 2017.
- S. N. Ong et al., “A 22nm FDSOI technology optimized for RF/mmWave applications,” in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, Philadelphia, PA, USA, Jun. 2018, pp. 72–75.
- R. Carter et al., “22nm FDSOI technology for emerging mobile, Internet-of-Things, and RF applications,” in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, Dec. 2016, pp. 2.2.1–2.2.4.
- B. Sadhu et al., “A 28-GHz 32-element TRX phased-array IC with concurrent dual-polarized operation and orthogonal phase and gain control for 5G communications,” *IEEE J. Solid-State Circuits*, vol. 52, no. 12, pp. 3373–3391, Dec. 2017.
- W. Hong et al., “The role of millimeter-wave technologies in 5G/6G wireless communications,” *IEEE J. Microwaves*, vol. 1, no. 1, pp. 101–122, Jan. 2021.
- S. Bonen et al., “Cryogenic characterization of 22-nm FDSOI CMOS technology for quantum computing ICs,” *IEEE Electron Device Lett.*, vol. 40, no. 1, pp. 127–130, Jan. 2019.
- D. Pepe, I. Chlis, and D. Zito, “Transformer-based input integrated matching in cascode amplifiers: Analytical proofs,” *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 65, no. 5, pp. 1495–1504, May 2018.
- D. Pepe and D. Zito, “32 dB gain 28 nm bulk CMOS W-band LNA,” *IEEE Microw. Wireless Compon. Lett.*, vol. 25, no. 1, pp. 55–57, Jan. 2015.
- B. Cui and J. R. Long, “A 1.7-dB minimum NF, 22-32-GHz low-noise feedback amplifier with multistage noise matching in 22-nm FD-SOI CMOS,” *IEEE J. Solid-State Circuits*, vol. 55, no. 5, pp. 1239–1248, May 2020.
- C. Zhang, F. Zhang, S. Syed, M. Otto, and A. Bellaouar, “A low noise figure 28GHz LNA in 22nm FDSOI technology,” in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, Boston, MA, USA, Jun. 2019, pp. 207–210.
- O. El-Aassar and G. M. Rebeiz, “Design of low-power sub-2.4 dB mean NF 5G LNAs using forward body bias in 22 nm FDSOI,” *IEEE Trans. Microw. Theory Techn.*, vol. 68, no. 10, pp. 4445–4454, Oct. 2020.
- M. Huang, J. Tsai, and T. Huang, “A 917- μ W Q-band transformer-feedback current-reused LNA using 90-nm CMOS technology,” in *IEEE/MTT-S Int. Microw. Symp. Dig.*, Montreal, QC, Canada, Jun. 2012, pp. 1–3.
- L. Gao and G. M. Rebeiz, “A 24-43 GHz LNA with 3.1–3.7 dB noise figure and embedded 3-pole elliptic high-pass response for 5G applications in 22 nm FDSOI,” in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, Boston, MA, USA, Jun. 2019, pp. 239–242.
- E. Kobal, T. Siriburanon, R. B. Staszewski, and A. Zhu, “A compact, low-power, low-NF, millimeter-wave cascode LNA with magnetic coupling feedback in 22-nm FD-SOI CMOS for 5G applications,” *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 70, no. 4, pp. 1331–1335, Apr. 2023.
- M. Spasaro and D. Zito, “Millimeter-wave integrated silicon devices: Active versus passive—The eternal struggle between good and evil: (Invited paper),” in *Proc. Int. Semicond. Conf. (CAS)*, Sinaia, Romania, Oct. 2019, pp. 11–20.
- M. Spasaro, F. Alimenti, and D. Zito, “The theory of special noise invariants,” *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 4, pp. 1305–1318, Apr. 2019.
- C.-L. Ko, C.-H. Li, M.-C. Kuo, and D.-C. Chang, “Constant loss contours of matching networks for millimeter-wave LNA design,” *IEEE Microw. Wireless Compon. Lett.*, vol. 26, no. 11, pp. 939–941, Nov. 2016.
- M. Spasaro and D. Zito, “Input integrated matching in RF LNA with inductive degeneration in low-power regime,” in *Proc. IEEE Int. Conf. Electron. Circuits Syst. (ICECS)*, Bordeaux, France, Dec. 2018, pp. 825–828.
- H. Yu, Y. Chen, C. C. Boon, P. -I. Mak and R. P. Martins, “A 0.096-mm² 1–20-GHz triple-path noise- canceling common-gate common-source LNA with dual complementary pMOS–nMOS configuration,” *IEEE Trans. Microw. Theory Techn.*, vol. 68, no. 1, pp. 144–159, Jan. 2020.
- M. Spasaro and D. Zito, “Sub-mW 30GHz variable-gain LNA in 22nm FDSOI CMOS for Low-Power Tapered mm-wave 5G/6G phased-array receivers,” in *Proc. IEEE/MTT-S Int. Microw. Symp. (IMS)*, Denver, CO, USA, 2022, pp. 723–726.
- M. Spasaro et al., “Cryogenic compact low-power 60GHz amplifier for spin qubit control in monolithic silicon quantum processors,” in *Proc. IEEE/MTT-S Int. Microw. Symp. (IMS)*, Denver, CO, USA, 2022, pp. 164–167.
- D. Pepe and D. Zito, “Two mm-Wave vector modulator active phase shifters with novel IQ generator in 28 nm FDSOI CMOS,” *IEEE J. Solid-State Circuits*, vol. 52, no. 2, pp. 344–356, Feb. 2017.
- D. Pepe, D. Zito, A. Pallotta, and L. Larcher, “1.29-W/mm² 23-dBm 66-GHz power amplifier in 55-nm SiGe BiCMOS with in-line coplanar transformer power splitters and combiner,” *IEEE Microw. Wireless Compon. Lett.*, vol. 27, no. 12, pp. 1146–1148, Dec. 2017.
- E. Ragone, G. Papotto, C. Nocera, A. Cavarra, and G. Palmisano, “CMOS automotive radar sensors: mm-Wave circuit design challenges,” *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 69, no. 6, pp. 2610–2616, Jun. 2022.
- D. Zito, D. Pepe, M. Mincica, and F. Zito, “A 90nm CMOS SoC UWB pulse radar for respiratory rate monitoring,” in *Proc. IEEE Int. Solid-State Circuits Conf.*, San Francisco, CA, USA, 2011, pp. 40–41.
- L. Aluigi, D. Pepe, F. Alimenti, and D. Zito, “K-band SiGe system-on-chip radiometric receiver for remote sensing of the atmosphere,” *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 64, no. 12, pp. 3025–3035, Dec. 2017.
- F. Quadrelli et al., “A broadband 22–31-GHz bidirectional image-reject up/down converter module in 28-nm CMOS for 5G communications,” *IEEE J. Solid-State Circuits*, vol. 57, no. 7, pp. 1968–1981, Jul. 2022.
- M. De Souza, A. Mariano, and T. Taris, “Reconfigurable inducerless wideband CMOS LNA for wireless communications,” *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 64, no. 3, pp. 675–685, Mar. 2017.