2.5 GHz Data Rate 2 × VDD Digital Output Buffer Design Realized by 16-nm FinFET CMOS | IEEE Conference Publication | IEEE Xplore