Design of Non-Metastable SRAM Cells in 28 nm CMOS Technology

This paper presents the design of an SRAM cell in 28 nm, specifically designed to avoid metastability at start-up. Metastable operation is avoided by unbalancing the size of transistors. Extensive simulations have confirmed that the probability of metastable operation is greatly reduced.