

Received 15 July 2022; revised 13 September 2022; accepted 30 September 2022. Date of publication 4 October 2022; date of current version 13 October 2022. *Digital Object Identifier 10.1109/OJCAS.2022.3211844*

Loop Dynamics Analysis of PAM-4 Mueller–Muller Clock and Data Recovery System

KUNAL YADAV [1](HTTPS://ORCID.ORG/0000-0002-9942-5193) (Graduate Student Member, IEEE), P[ING](HTTPS://ORCID.ORG/0000-0002-0977-7516)-HSUAN HSIE[H](HTTPS://ORCID.ORG/0000-0003-4244-3558) ² (Member, IEEE), AND ANTHONY CHAN CARUSONE ¹ (Fellow, IEEE)

1Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto, Toronto, ON M5S 3G4, Canada

2Department of Electrical Engineering, National Tsing Hua University, Hsinchu 30013, Taiwan

This article was recommended by Associate Editor B. D. Sahoo.

CORRESPONDING AUTHOR: K. YADAV (e-mail: kunal.yadav@isl.utoronto.ca)

This work was supported in part by the Natural Sciences and Engineering Research Council of Canada (NSERC).

ABSTRACT This paper provides a framework for analyzing the loop dynamics of the clock and data recovery (CDR) system of ADC-based PAM-4 receivers, which will assist in extending the timing recovery loop bandwidth. This paper formulates an accurate linear model of linear and signed Mueller–Muller phase detector for baud-rate clock recovery. Different equalization configurations of continuous-time linear equalizer (CTLE) and feed-forward equalizer (FFE) are evaluated from a phase detector performance perspective to enable high CDR loop bandwidth. The impact of loop latency on the timing recovery of ADC-based PAM-4 receivers is also analyzed and demonstrated using accurate behavioral simulations. The analysis and behavioral results show that, to achieve high CDR loop bandwidth with a good jitter tolerance, the phase detector gain to noise ratio should be maximized, and CDR loop latency should be minimized.

INDEX TERMS Analog-to-digital converter (ADC)-based receiver, clock and data recovery, digital equalization, feed-forward equalizer (FFE), time interleaving.

I. INTRODUCTION

T HE DRAMATIC increase in the demand for higher data communication speed in recent decade has made multilevel signaling and analog-to-digital (ADC)-based receivers popular in wireline communications [\[1\]](#page-10-0), [\[2\]](#page-10-1), [\[3\]](#page-10-2), [\[4\]](#page-10-3). For these high-speed ADC-based receivers, clock and data recovery is one of the main challenging functions [\[5\]](#page-10-4). One concern is the power consumption. Designers tend to opt for baud-rate clock recovery instead of conventional oversampling architectures to save the number of comparators and the corresponding power consumption. For example, bangbang phase detectors (BBPD) require both data and edge samples [\[5\]](#page-10-4), [\[6\]](#page-10-5), while baud-rate phase detectors such as Mueller–Muller phase detectors (MMPD) require only data samples [\[1\]](#page-10-0), [\[2\]](#page-10-1), [\[3\]](#page-10-2), [\[4\]](#page-10-3).

Mueller and Muller first proposed a decision-directed baudor symbol-rate timing recovery algorithm in 1976 [\[7\]](#page-10-6). In literature, different architectural implementations of MMPD are presented and are categorized into two general categories: linear [\[8\]](#page-10-7) and signed MMPD [\[9\]](#page-10-8), [\[10\]](#page-10-9), [\[11\]](#page-10-10). For ADC-based receivers, the linear MMPD retains the quantization accuracy of the ADC, whereas the signed MMPD has a binary output (early/late) that can reduce the hardware complexity and the resulting power consumption significantly.

Another concern is the CDR loop bandwidth (f_{BW}) , which is limited to few MHz $(f_{BW} \simeq f_{baud}/1000)$ [\[1\]](#page-10-0), [\[2\]](#page-10-1), [\[12\]](#page-10-11) mainly due to complex loop dynamics. The limited CDR loop bandwidth leads to a major drawback of stringent transmitter (Tx) jitter requirements, as the CDR cannot track the jitter components beyond its bandwidth. This further results in increased Tx clocking power [\[13\]](#page-10-12). Also, in the Peripheral Component Interconnect Express (PCI-e) standard, the CDR bandwidth scales up along with the data rate with each new generation. For example, in PCI-e 5.0, CDR bandwidth increased by two folds compared to PCI-e 4.0 [\[14\]](#page-10-13). Designers would like to continue the legacy of doubling the CDR bandwidth in the next generation of PCI-e standards.

FIGURE 1. System model of ADC-based PAM-4 receiver with MMPD-based timing recovery.

The factors that impact the CDR loop bandwidth can be clubbed into three major components:

- Inter-symbol interference (ISI): The residual ISI at the CDR input impacts the phase detector's gain. It also appears as noise at the phase detector output. This consequently impacts the jitter tolerance (JTOL) performance.
- Noise at the CDR input: The noise translates to jitter of the recovered clock decreasing JTOL.
- Latency in the CDR loop: The latency is introduced due to time-interleaved sampling in the front end, which is necessary to allow practical operating frequencies in the ADC and the following digital signal processing (DSP) equalizer. For example, in [\[15\]](#page-10-14), the DSP operates at a clock frequency of *fbaud*/32. These factors introduce a latency of many UI's in the CDR loop, causing peaking in the jitter transfer function and reducing high-frequency jitter tolerance.

To address the issue of limited CDR bandwidth, a rigorous understanding of CDR loop dynamics is required. However, compared to the Mueller–Muller baud-rate sampling technique, much work has been done on the oversampling Bang-Bang phase detector analysis. In [\[16\]](#page-10-15), [\[17\]](#page-10-16), the authors proposed a linear model for BBPD by considering the effect of metastability and input jitter, enabling analysis of the jitter transfer and jitter tolerance performance. On the other hand, for CDR with MMPD, most of the previous work emphasized the different architectural implementations of the phase detector rather than a comprehensive analysis that provides design insights. For example, Spagna et al. [\[9\]](#page-10-8) introduced a sign-sign MMPD, while Dokania et al. [\[10\]](#page-10-9) modified it and presented an unequalized Mueller–Muller-CDR that allows the adjustment of the phase lock position.

In this paper, we first quantify the performance of linear and signed MMPD with a small-signal linear model in Section [II.](#page-1-0) Section [III](#page-4-0) demonstrates how equalization by different blocks of analog front-end (AFE) impacts the MMPD performance using a behavioral system model. Section [IV](#page-7-0) describes how the loop latency introduced by timeinterleaved sampling affects the baud rate CDR bandwidth. Finally, in Section [V,](#page-9-0) concluding remarks are made.

II. LINEARIZED MODEL AND ANALYSIS OF MUELLER–MULLER PHASE DETECTOR

Fig. [1](#page-1-1) illustrates the block diagram of an ADC-based PAM-4 receiver with MMPD-based CDR. The behavioral model is implemented in MATLAB to verify the analytical findings presented in Sections [II](#page-1-0)[–IV.](#page-7-0) Here, we consider a baud rate of 56 Gbaud/s in our analysis, and we use the channel model from IEEE802.3ck [\[18\]](#page-10-17), with the channel's frequency response shown in Fig. [2.](#page-2-0) The channel attenuates the Tx

FIGURE 2. Frequency response of channel [\[18\]](#page-10-17).

driver output with an insertion loss of 29.8 dB at the Nyquist frequency of 28 GHz.

The CTLE conditions the attenuated channel output before forwarding it to the time-interleaved (TI) ADC. The digitized output of ADC is sent to two separate paths: the data path and the timing recovery path. The ADC output is equalized in the data path by a long digital FFE and decision feedback equalizer (DFE) to increase the signal-to-noise ratio (SNR), while, in the timing recovery path, another short FFE equalizes the ADC output before forwarding it to the phase detector. The phase detector output is further processed by a digital loop filter (DLF) consisting of a proportional and an integral path, with the gain of K_P and K_I , respectively. The loop filter output adjusts the reference clock phase using a phase rotator, whose gain is K_{DPC} (DPC: Digital to Phase Converter). Furthermore, to emulate the loop delay introduced by the ADC time-interleaving and the FFE-T, a delay element *z*−*^D* is inserted in the CDR loop.

As this paper focuses on timing recovery, we will consider only the CDR path. We do not model ADC's quantization noise and the error introduced by sampling jitter. These noise sources from the ADC can be included in the input-referred noise, σ_n , as shown in Fig. [1.](#page-1-1) Typically, these are negligible compared to other random noise sources. Nevertheless, they still count towards defining the specifications of the ADC.

To characterize the phase detector (PD), we use the global figure of merit *KNR* (Gain-to-Noise Ratio) as mentioned in [\[8\]](#page-10-7). *KNR* is defined as the ratio of phase detector gain (K_{PD}) to phase detector output standard deviation (σ_{PD}) .

$$
KNR = \frac{K_{PD}}{\sigma_{PD}}\tag{1}
$$

KNR is similar to the phase detector efficiency criteria γ in [\[19\]](#page-10-18). However, unlike γ , *KNR* is independent of the CDR loop bandwidth. *KNR* can be depicted as the inverse of the phase detector's input-referred noise; a higher *KNR* leads to lower phase detector input-referred noise, which improves the jitter tolerance of CDR at higher frequencies.

In the following two sub-sections, we will analyze the behavior of linear and signed MMPD and provide a linear model of MMPD, as shown in Fig. [1,](#page-1-1) to enable the analysis on CDR loop dynamics.

A. LINEAR MMPD

The linear MMPD operation involves the concept of a "timing function (F) ," which provides the information on phase error between the clock and data input. A typical timing function for linear MMPD is $F_L = h_1 - h_{-1}$ (i.e., the difference between the first post-cursor, h_1 , and the first pre-cursor, *h*−1). This timing function can be derived by taking the expectation of the linear combination of phase
detector output, as shown in Eq. (2).
 $F_L(\phi) = \mathbb{E}[x(k, \phi)\hat{x}(k-1) - x(k-1, \phi)\hat{x}(k)]$ (2) detector output, as shown in Eq. [\(2\)](#page-2-1).

$$
F_L(\phi) = \mathbb{E}[x(k, \phi)\widehat{x}(k-1) - x(k-1, \phi)\widehat{x}(k)] \tag{2}
$$

where $x(k, \phi)$ is the equalized sample with time index *k* $F_L(\phi) = \mathbb{E}[x(k, \phi)\hat{x}(k-1) - \text{where } x(k, \phi) \text{ is the equalized sar and sampling phase error } \phi, \text{ and } \hat{x}$ and sampling phase error ϕ , and $\hat{x}(k)$ is the corresponding estimate of *x*(*k*).

Fig. [3](#page-3-0) (a) and (b) show the pulse response example and the corresponding timing function $F_L(\phi)$. When the sampling phase shifts to the left, *FL* becomes positive; conversely, *FL* becomes negative if the sampling phase shifts to the right. A stable CDR feedback loop will lock at the point where $F_L = 0$, and that is when the first pre-cursor and the first post-cursor become equal.

To evaluate the linear MMPD performance, the *KNRL* can be calculated analytically from the pulse response. The gain of linear MMPD is calculated by measuring the slope of timing function F_L at zero crossing, as shown in Fig. [3](#page-3-0) (b). The gain can further be expressed as Eq. [\(3\)](#page-2-2), i.e., the difference in pulse response slopes at h_1 and h_{-1} of the locking sampling phase, as shown in Fig. $3(a)$ $3(a)$.

$$
K_L = \frac{d(h_1)}{d\phi} - \frac{d(h_{-1})}{d\phi} \quad when \quad h_1 = h_{-1} \tag{3}
$$

Due to ISI and noise, the linear MMPD output has a Due to ISI and noise, the linear MMPD output has a
standard deviation σ_L which was evaluated analytically in [\[7\]](#page-10-6)
and can be expressed as: and can be expressed as:

$$
\sigma_L = \sqrt{2 \sum_{k \neq 0} h_k^2 - \left[2 - \frac{\mathbb{E}\{a_k^4\}}{\mathbb{E}\{a_k^2\}^2}\right]} (h_1^2 + h_{-1}^2) + \frac{2\sigma_n^2}{\mathbb{E}\{a_k^2\}} (4)
$$

For the independent, equiprobable PAM-4 data with symbols as $a_k = \{\frac{-3}{\sqrt{5}}, \frac{-1}{\sqrt{5}}, \frac{1}{\sqrt{5}}\}$ $\overline{5}$, $\frac{3}{\sqrt{2}}$ $\frac{1}{5}$ and zero input noise $(\sigma_n = 0)$, σ_L can be expressed as: \overline{a}

$$
= \sqrt{\cdots + 2h_{-3}^2 + 2h_{-2}^2 + 1.64h_{-1}^2 + 1.64h_1^2 + 2h_2^2 + 2h_3^2, \cdots}
$$
\n(5)

The gain, output standard deviation, and the resulting *KNRL* are verified with the system model in Fig. [1.](#page-1-1) With a 29.82-*dB*-loss channel shown in Fig. [2,](#page-2-0) the CTLE is set to provide a boost of 14 *dB* at the Nyquist frequency, and, as will be explained in Section III , a 5-tap FFE is adopted in the timing recovery path to maximize the resulting *KNR*. For the

FIGURE 3. (a) Pulse response example. The highlighted area illustrates the slope measurement at the first pre and post-cursor to evaluate phase detector gain. (b) Analytical and behavioral results of the linear MMPD timing function (FL) for the pulse response presented in (a). (c) MMPD output distribution at phase $\phi_X - \phi_{\text{C}IK} = 0$ (lock position).

described equalization settings, the resultant pulse response at the input of MMPD is shown in Fig. $3(a)$ $3(a)$. Table [1](#page-3-1) and Fig. [3](#page-3-0) (b) and (c) demonstrate that the behavioral results accurately match the analytical findings.

B. SIGNED MMPD

The signed MMPD is a nonlinear phase detector that takes the sign of MMPD output and provides only early or late information, as shown in Fig. [4.](#page-3-2) The key advantage of signed MMPD over the linear version is that the limited number of phase detector outcomes $(s = \{1, -1\})$ simplifies the digital implementation of the subsequent CDR loop. In comparison to linear MMPD, the signed MMPD has a higher gain; however, the variance of phase detector output is also high.

To evaluate the signed MMPD's performance, we need to consider the distribution of the intermediate node *l*, the linear version's output, as shown in Fig. [5\(](#page-4-1)a). Due to ISI and noise, *l* may not always be positive with $\phi < 0$, and vice versa. In fact, the distribution of *l* at sampling phase

FIGURE 4. Signed Mueller–Muller phase detector architecture.

 ϕ exhibits a mean value $\mu_l(\phi)$ and a standard deviation of $\sigma_l(\phi)$. This results in a smoothening effect on the signed MMPD's timing function, F_S [\[17\]](#page-10-16), [\[20\]](#page-10-19), and the average output of the signed MMPD can be written as:

$$
s = (1) \cdot P_r(l > 0 | \phi) + (-1) \cdot P_r(l < 0 | \phi)
$$
 (6)

as illustrated by the shaded area for three different sampling phases in Fig. [5](#page-4-1) (b)-(d). If we further assume that the distribution of *l* to be Gaussian with the standard deviation given by Eq. [\(4\)](#page-2-3), the signed MMPD's timing function F_S can be

FIGURE 5. (a) Output at SMMPD intermediate node *l* versus phase error. (b) Behavioral distribution and Gaussian estimate at node *l* for phase error ($\phi_X - \phi_{\text{CR}}$) -0.1 UI (Point **A in (a)). (c) Distribution and Gaussian estimate at phase error 0 (Point B in (a)). (d) Distribution and Gaussian estimate at phase error 0.1 UI (Point C in (a)).**

TABLE 2. Signed MMPD analytical and behavioural results.

Parameters	Analytical results	Behavioural results
		Q ₅
σ_S		
$KNR \sim$		

calculated as:

$$
F_S(\phi) = 2Q\left(\frac{0 - \mu_l(\phi)}{\sigma_l(\phi)}\right)
$$
 (7)

While most distribution is non-Gaussian, as shown with the sampling phases of ± 0.1 UI in Fig. [5](#page-4-1) (b) and (d), Eq. [\(7\)](#page-4-2) provides a decent estimate without much error when the distribution is unknown. The gain of the signed MMPD at the locking phase can, therefore, be expressed as

$$
K_S = \sqrt{\frac{2}{\pi}} \cdot \frac{K_L(0)}{\sigma_l(0)} = \sqrt{\frac{2}{\pi}} \cdot KNR_L(0),
$$
 (8)

with the derivation provided in Appendix. Because of the binary output, the phase detector output standard deviation at the locking phase is 1, making *KNRS* equal to the phase detector gain *KS*. Therefore, the *KNRS* is 0.79 times smaller than *KNRL*. Although the signed output greatly reduces the hardware cost of the following digital CDR implementation, designers need to be aware of the lower *KNRS* and resulting poorer jitter tolerance when choosing between linear and signed MMPD.

This analytical model is verified using the same behavioral model and equalization setting as the linear version in Fig. [3.](#page-3-0) As shown in Table [2](#page-4-3) and Fig. [6,](#page-4-4) our analysis provides an accurate model for the operation of signed MMPD.

FIGURE 6. Analytical and behavioral results of the signed MMPD timing function *Fs***(***φ***).**

III. DESIGN CONSIDERATIONS OF AFE FOR HIGHER PHASE DETECTOR *KNR*

As mentioned in the previous section, it is desirable to have a phase detector with high gain and low output noise (i.e., high *KNR*), enabling low input-referred noise, which increases the CDR jitter tolerance at high frequencies. Fig. [7](#page-5-0) shows the analytical JTOL curves for two link equalization configuration cases which provide the phase detector *KNR* of 2.57 and 0.6, while all the other timing recovery settings are the same. The results demonstrate the advantage of a higher phase detector *KNR*. The MMPD CDR with the phase detector *KNR* of 2.57 has twice the jitter tolerance compared to the phase detector with a *KNR* of 0.6.

As the AFE equalization shapes the pulse response and noise at the input of the phase detector, it has a direct impact

FIGURE 7. Jitter tolerance curve of MMPD CDR for *KNR* **= 2.57 and 0.6.**

FIGURE 8. *KNR* **of linear and signed MMPD for different AFE input-referred noise (***σn***).**

on *KNR*. In the following subsections, we will discuss different equalization options and evaluate their impact on phase detector performance by the resulting *KNR*. For the analysis, we have employed the wireline receiver model presented in Fig. [1](#page-1-1) and the channel in Fig. [2.](#page-2-0) Furthermore, the swing at Tx driver output is held constant at 800 mV_{pp} .

A. PHASE DETECTOR KNR VS. AFE INPUT-REFERRED NOISE (σn)

This subsection analyzes the impact of AFE input-referred noise on MMPD *KNR*. To quantify the impact, the noise injected at channel output of Fig. [1](#page-1-1) is increased from 0 to 6 mV*rms* in steps of 1 mV*rms*. The noisy channel output is equalized initially by the CTLE and then by the 5-tap FFE in the timing recovery path. The CTLE is set to provide a boost of 16 dB that maximizes *KNR* and will be discussed later in Section [III-D.](#page-6-0) The FFE tap coefficients are evaluated using the minimum mean square error (MMSE) algorithm.

As shown in Fig. [8,](#page-5-1) we observe that linear and signed **MMPD** *KNR* drops with an increase in σ_n . This observation aligns with analytical results. From [\(1\)](#page-2-4), *KNRL* is inversely

FIGURE 9. *KNR* **of linear and signed MMPD for different number of taps in timing path FFE.**

proportional to σ_{PD} , and from [\(4\)](#page-2-3), σ_{PD} of a linear MMPD (σ*L*) is a function of σ*n*. As *KNRS* is directly proportional to KNR_L from [\(8\)](#page-4-5), KNR_S also drops with an increase in AFE input-referred noise.

B. PHASE DETECTOR KNR VS. FFE EQUALIZATION

In our system model in Fig. [1,](#page-1-1) a short FFE is adopted in the timing recovery path to supplement the CTLE in shaping the pulse response and noise before forwarding it to the phase detector. In our analysis to determine the FFE equalization impact, a 2-mV_{rms} input-referred AFE noise (σ_n) is added to channel output, and the CTLE is set to provide a boost of 16 dB. Here, we analyze the impact of FFE equalization by increasing the number of FFE taps from 3 to 8, and the tap coefficients are evaluated using the MMSE algorithm.

As shown in Fig. [9,](#page-5-2) we observe that both *KNRL* and *KNRS* increase with the inclusion of FFE in the timing path and the increase in the number of FFE taps. This increase in *KNR* can be attributed to the decrease in ISI with an increase in FFE taps. We also notice that the *KNR* curves flatten out after six FFE taps, which can be explained by the fact that the ISI becomes insignificant for this equalized pulse response after six taps.

One thing to notice is that, as each additional tap decreases the ISI, it also adds the latency in the CDR loop, which is not desirable and will be discussed in details in Section [IV.](#page-7-0) Designers need to strike a balance between ISI and latency while selecting the number of taps. For the mentioned channel loss and CTLE configuration, a 5-Tap FFE seems to be the suitable choice.

C. PHASE DETECTOR KNR VS. FFE TAP COEFFICIENT VALUE

So far, we have set the FFE tap coefficients using the MMSE algorithm in the previous subsections. The MMSE algorithm works on the principle of maximizing the *SNR* when evaluating the tap coefficients [\[19\]](#page-10-18), [\[21\]](#page-10-20). However, the maximum *SNR* does not necessarily guarantee the maximum *KNR*.

FIGURE 10. (a) Contour plot of *KNR* **for the linear MMPD for the different sets of first pre-cursor (***c***−1) and first post-cursor (***c***1) tap coefficient value of a 5-tap timing path FFE. (b) Signed MMPD** *KNR* **contour plot.**

To determine the tap coefficients that maximize *KNR*, we sweep the tap values of the 5-tap FFE in the timing path of our system model with a 2-mV*rms* input-referred AFE noise and a 16-*dB* boost from CTLE.

As shown with the contour plots in Fig. [10,](#page-6-1) where the coefficients for the first pre-cursor (*c*−1) and the first postcursor (c_1) are swept, we observe that a higher *KNR* can be achieved using FFE tap coefficients different from what was obtained with MMSE algorithm.

This is because, when it comes to maximizing *KNR* for the timing recovery, while the *SNR* at the sampling phase is an important factor, K_{PD} and σ_{PD} further depend upon the pulse shape. The specific slope at the lock point, as shown in Fig. [3,](#page-3-0) translates the voltage error into a timing error. With the optimal FFE coefficient setting, although the *SNR* is slightly lower, the *KPD* and the resulting *KNR* are higher.

Also, we observe that the *KNR* contour plot of the signed MMPD has ripples. This is expected as the signed MMPD

FIGURE 11. Conceptual Bode plot of CTLE with mid-band shaping.

gain depends upon the distribution at the intermediate node *l*, which is a function of phase, as demonstrated in Fig. [5.](#page-4-1) The complex phase and output distribution dependency changes with each FFE tap coefficient value, leading to ripples in the signed *KNR* contour plot.

D. PHASE DETECTOR KNR VS. CTLE EQUALIZATION

CTLE is a critical block in wireline receivers. It reshapes the pulse response and impacts both the data path and timing recovery path performance. In this subsection, we focus on the timing recovery path by evaluating the effect of CTLE equalization on the phase detector's *KNR*.

In this analysis, a 2 mV*rms* noise is added to the channel output, and a 5-tap FFE in the timing recovery path supplements the CTLE in shaping the pulse response. Further, for each CTLE boost setting, the FFE tap coefficients are adjusted accordingly to maximize *KNR*.

Equation [\(9\)](#page-6-2) depicts the transfer function of a 2-stage CTLE with mid-band shaping used in this analysis, and Fig. [11](#page-6-3) presents the conceptual Bode plot [\[22\]](#page-10-21). of
anal
f_{zm})

presents the conceptual Bode plot [22].
\n
$$
H_{CTLE}(f) = \frac{g_{DC} \cdot g_{DC2} \left(1 + j\frac{f}{f_z}\right) \left(1 + j\frac{f}{f_{zm}}\right)}{\left(1 + j\frac{f}{f_{p1}}\right) \left(1 + j\frac{f}{f_{p2}}\right) \left(1 + j\frac{f}{f_{pm}}\right)}
$$
\n(9)

The high-frequency zero f_z is set to $f_{p1} \tcdot g_{DC}$, and the lowfrequency zero f_{zm} is set to $f_{pm} \cdot g_{DC2}$ in [\(9\)](#page-6-2). As we scale g_{DC} and g_{DC2} , both the DC gain and the zero frequencies are adjusted, changing the resulting gain boosting, as shown in Fig. [11.](#page-6-3) The CTLE parameter values and sweep range are provided in Table [3.](#page-7-1) In our analysis, the CTLE gain boosting is changed from 1 dB to 23 dB, as shown in Fig. [12,](#page-7-2) and the resulting *KNRL* and *KNRS* are shown in Fig. [13.](#page-7-3)

From analysis, we observe that neither high nor low CTLE boosting is suitable for high MMPD *KNR*. With low boost settings, we have a long residual ISI tail, whereas, with high boost settings, we have undershoots, which increase the first few pre- and post-cursors. For the 28.9-dB-loss channel from Fig. [2,](#page-2-0) the optimal CTLE setting provides a 3-dB mid-band shaping and another 16-dB peaking at the Nyquist frequency, as shown in Fig. [13.](#page-7-3)

FIGURE 12. CTLE frequency response for different boost settings. The boost is changed from 1 dB to 23 dB.

Fig. [14](#page-8-0) shows the pulse response at the outputs of CTLE and the 5-tap FFE in the timing recovery path with the equalization setting that maximizes KNR ($KNR_L = 3.4$ and $KNR_S = 2.6$). We notice that CTLE and FFE work in different ways to maximize *KNR*. While CTLE reduces ISI and improves *SNR*, the output pulse response is smooth with low *KPD*. It is the following FFE that provides a stronger shaping effect, leading to higher *KPD* and the resulting *KNR*.

IV. EFFECT OF LATENCY ON MMPD CDR LOOP DYNAMICS

Although the ADC-DSP-based receiver enables sophisticated equalization, it also makes the broadband timing recovery challenging.

With digital CDR, the input data is processed in parallel with time interleaving due to the low operating speed of digital circuits compared to the baud rate. This time interleaving introduces a latency of many UI's [\[23\]](#page-10-22), [\[24\]](#page-10-23) between sampling the CTLE output and recovering the clock, limiting the CDR jitter tracking bandwidth.

Impact of CDR loop latency has been studied for the PAM-2 transceivers with bang-bang phase detectors [\[24\]](#page-10-23), $[25]$, $[26]$, $[27]$. This section explores the effect of loop latency on MMPD CDR for ADC-DSP-based receivers, in which the latency is much more severe than the AMS receivers. This is due to the equalization in the DSP domain, leading to hundreds of UI's latency and adversely affecting the CDR performance. In this section, the behavioral simulations are carried out with linear MMPD CDR. Nevertheless,

VOLUME 3, 2022 223

FIGURE 13. (a) Linear MMPD *KNR* **contour plot for different CTLE boost settings. (b) Signed MMPD** *KNR* **contour plot. A 5-tap timing recovery path FFE is used in conjunction with CTLE to maximize** *KNR***.**

the analysis is also valid for signed MMPD CDR. Fig. [15](#page-8-1) presents the linearized MMPD CDR model used to analyze loop latency impact on jitter tracking performance. The z-domain open-loop transfer function of the model can be expressed as: α oop latency in
 α ain open-loop
 α
 $G(z) = K_{PD}$

$$
G(z) = K_{PD}\left(K_P + \frac{K_I}{1 - z^{-1}}\right) \left(\frac{K_{DPC}}{1 - z^{-1}}\right) \left(z^{-D}\right) \quad (10)
$$

Four main parameters influence the open-loop transfer function: 1) two integrations, one from the phase rotator and the other from the integral path, which shapes the amplitude response to $1/s^2$ and adds a -180° phase shift; 2) the loop gain $K_{PD} \cdot K_P \cdot K_{DPC}$, which moves the amplitude vertically; 3) left-half plane zero *KI*/*KP*, which improves the phase margin at high frequency; 4) loop delay (*D*), which results in phase delay proportional to the frequency and leads to the bending of the phase response downwards.

FIGURE 14. Pulse response at the CTLE and FFE output for maximum *KNR* **setting. The square box is the locking position of the recovered clock.**

FIGURE 15. The z-domain linearized model of CDR.

TABLE 4. CDR parameters and values.

Parameters	Case (a)	Case (b)	Case (c)	Case (d)
f_{baud} (GBd/s)	56	56	56	56
$3-dB$	$f_{baud}/560$	$f_{baud}/560$	$f_{baud}/560$	$f_{baud}/5600$
Bandwidth				
K_{PD}	0.151	0.151	0.151	0.151
$(radian^{-1})$				
K_P	$11.7e-3$	$11.7e-3$	$11.7e-3$	$1.17e-3$
K_I	$1.91e-6$	$1.91e-6$	$1.91e-6$	1.91e-8
K_{DPC}	2π	2π	2π	2π
D (UI)	32	64	128	512
Simulated	$f_{baud}/330$	$f_{baud}/239$	$f_{baud}/239$	$f_{baud}/2400$
Bandwidth				

The latency impact analysis is carried out for four different cases. For cases (a) to (c), CDR loop bandwidth is set to *fbaud*/560 using the parameter values listed in Table [4,](#page-8-2) and three different loop latency of 32, 64, and 128 UI are considered. The parameter K_P and K_I values are selected so there is no in-band peaking for the chosen bandwidth with zero loop latency. In case (d), we lower the CDR bandwidth to *fbaud*/5600 by scaling the proportional (*KP*) and integral path (*KI*) gain while keeping a constant damping ratio.

As shown with the open-loop transfer functions in Fig. [16,](#page-8-3) for the cases with loop bandwidth of *fbaud*/560, the larger the loop latency D is, the earlier the phase bent occurs. As a

FIGURE 16. Magnitude and phase plot of CDR open-loop transfer function. For cases (a) to (c), the loop bandwidth is set to *f baud /***560, and the latency of 32, 64, and 128 UI is considered. For case (d), the bandwidth is lowered to** *f baud /***5600, and loop latency of 512 UI is considered.**

result, as *D* increases, the phase margin reduces. On the other hand, CDR with the lower loop bandwidth of *fbaud*/5600 in case (d) has a considerable phase margin for the increased loop delay of 512 UI.

The phase margin degradation due to latency introduces peaking in the jitter transfer function, as shown in Fig. [17.](#page-9-1) This peaking marginally increases the CDR loop bandwidth, as observed from the simulated bandwidth in Table [4.](#page-8-2) However, this peaking also degrades the high-frequency jitter tolerance performance, as shown in Fig. [18.](#page-9-2)

The loop latency also makes the CDR more sensitive to gain variations, as shown with the dashed lines in Fig. [17.](#page-9-1) For a $\pm 10\%$ variation in K_{PD} , the in-band peaking varies by 9% for case (a) with 32-UI loop latency and 47% for case (b) with 64-UI loop latency. The CDR becomes unstable for the 128-UI loop latency case with a $\pm 10\%$ variation in K_{PD} .

The analytical results with the linear model are verified with behavioral simulations with the system model in Fig. [1.](#page-1-1) At Tx, an input sinusoidal jitter of 0.1-UI*pp* amplitude is injected at different frequencies. The resulting jitter transfer performance is shown in Fig. [17,](#page-9-1) confirming the peaking for loop latency of 64 UI and above for the loop bandwidth

FIGURE 17. Analytical and behavioral jitter transfer curves for the different bandwidth and loop latency cases. The dashed traces highlight the variation in the transfer curves with \pm **10% variation in** K_{PD}

FIGURE 18. Jitter tolerance curve of MMPD CDR for the different bandwidth and loop latency cases. Case (c) highlights the impact of loop latency on jitter tolerance at high CDR loop bandwidth.

of *fbaud*/560. In case (d), there is no peaking in the jitter transfer function due to ample phase margin, enabling higher jitter tolerance at high frequencies.

The analysis is extended to reveal how CDR bandwidth choice and the loop latency impact the jitter transfer peaking, as shown in Fig. [19.](#page-9-3) While lower bandwidth and latency at the lower-left corner of the figure show little to no peaking, the results clearly demonstrate that, with lower bandwidth settings, higher latency can be tolerated as less peaking is incurred. As the bandwidth increases from *fbaud*/1000 to *f_{baud}*/300, the maximum latency for ∼ 1-dB peaking reduces from 256 down to 96 UI. For high CDR loop bandwidth, the rapid increase in peaking eventually renders the CDR loop unstable even with low latency.

V. CONCLUSION

We have analyzed the loop dynamics of the MMPD-based timing recovery and factors impacting its performance for

FIGURE 19. CDR jitter transfer peaking vs. latency and 3-dB simulated bandwidth.

ADC-based PAM-4 receivers. We first formulated the accurate linear model of linear and signed MMPDs, providing a framework for performance analysis, which are further confirmed with behavioral simulation results.

Using the figure of merit *KNR*, we evaluated different AFE equalization options by considering the impact of AFE input-referred noise, timing recovery path FFE equalization, and CTLE equalization. The results confirm that the low input noise and custom equalization of CTLE and timingpath FFE are required. Furthermore, the great shaping ability from the timing-path FFE helps to maximize *KNR* while the designers need to consider the loop latency when choosing the number of taps. Our analysis further demonstrated that evaluating the FFE tap coefficient values using the MMSE algorithm does not provide the best results from the phase detector performance perspective.

We then analyzed how the CDR loop latency impacts the jitter transfer peaking and eventually limits the achievable CDR loop bandwidth in ADC-DSP-based receivers.

Finally, we conclude that, to achieve high loop bandwidth in MMPD-based CDR with good jitter tolerance, the *KNR* should be maximized, and the loop latency should be minimized.

APPENDIX

As we noted, the output *l* and *s* of Fig. [5](#page-4-1) are random processes whose statistics depend upon the phase difference (ϕ) between the input data (ϕ _x) and the recovery clock (φ*clock*).

Let $C(\phi, x)$ be the cumulative distribution function (CDF) of random variable *l*.

$$
C(\phi, x) = P_r(l(\phi) < x) \tag{11}
$$

As mentioned in (6) , the average output of signed MMPD at phase ϕ can be evaluated by:

$$
s(\phi) = 1 \cdot P_r(early|\phi) + -1 \cdot P_r(late|\phi)
$$

= 1 \cdot P_r(sign(l) > 0) + -1 \cdot P_r(sign(l) < 0) (12)

If we assume the distribution at *l* to be Gaussian, then [\(12\)](#page-10-27) can be evaluated as:

$$
s(\phi) = 2 \cdot Q(\phi, 0) - 1 \tag{13}
$$

Since $Q(x) = 1 - C(x)$, therefore [\(13\)](#page-10-28) can be expressed as:

$$
s(\phi) = 1 - 2 \cdot C(\phi, 0) \tag{14}
$$

The phase detector gain can be derived by differentiat-ing [\(14\)](#page-10-29) with respect to ϕ

$$
K_S = \frac{ds}{d\phi}\Big|_{\phi=0}
$$

= $\frac{d(1 - 2C(\phi, 0))}{d\phi}\Big|_{\phi=0}$
= $-2 \cdot C'(0, 0) \cdot K_L(0)$ (15)

As we have assumed the distribution at *l* to be Gaussian, therefore:

$$
C'(0,0) = \frac{1}{\sigma_l(0) \cdot \sqrt{2\pi}}
$$
 (16)

putting the value of $C'(0,0)$ from (16) to (15) we have

$$
K_S = \frac{\sqrt{2}}{\sigma_l(0) \cdot \sqrt{\pi}} \cdot K_L(0) \tag{17}
$$

ACKNOWLEDGMENT

The authors would like to thank Huawei Canada for their expertise and assistance throughout this project. Access to CAD tools was provided by CMC Microsystems.

REFERENCES

- [\[1\]](#page-0-0) T. Ali et al., "6.2 a 460mW 112Gb/s DSP-based transceiver with 38dB loss compensation for next-generation data centers in 7nm finFET technology," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2020, pp. 118–120.
- [\[2\]](#page-0-0) M. Pisati et al., "6.3 a sub-250mW 1-to-56Gb/s continuousrange PAM-4 42.5dB IL ADC/DAC-based transceiver in 7nm FinFET," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2019, pp. 116–118.
- [\[3\]](#page-0-0) B.-J. Yoo et al., "6.4 a 56Gb/s 7.7mW/gb/s PAM-4 wireline transceiver in 10nm FinFET using MM-CDR-based ADC timing skew control and low-power DSP with approximate multiplier," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2020, pp. 122–124.
- [\[4\]](#page-0-0) S. Kiran, S. Cai, Y. Luo, S. Hoyos, and S. Palermo, "A 52-gb/s ADCbased PAM-4 receiver with comparator-assisted 2-bit/stage SAR ADC and partially unrolled DFE in 65-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 54, no. 3, pp. 659–671, Mar. 2019.
- [\[5\]](#page-0-1) F. Musa, "High-speed baud-rate clock recovery," Ph.D. dissertation, Dept. Comput. Sci., Univ. Toronto, Toronto, ON, Canada, Jul. 2008.
- [\[6\]](#page-0-2) Y. Danny, "High-speed baud-rate clock and data recovery," M.S. thesis, Dept. Comput. Sci., Univ. Toronto, Toronto, ON, Canada, Nov. 2018.
- [\[7\]](#page-0-3) K. Mueller and M. Muller, "Timing recovery in digital synchronous data receivers," *IEEE Trans. Commun.*, vol. C-24, no. 5, pp. 516–531, May 1976.
- [\[8\]](#page-0-4) P. Aziz and S. Surendran, "Symbol rate timing recovery for higher order partial response channels," *IEEE J. Sel. Areas Commun.*, vol. 19, no. 4, pp. 635–648, Apr. 2001.
- [\[9\]](#page-0-5) F. Spagna et al., "A 78mW 11.8Gb/s serial link transceiver with adaptive RX equalization and baud-rate CDR in 32nm CMOS," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2010, pp. 366–367.
- [\[10\]](#page-0-5) R. Dokania et al., "10.5 a 5.9pJ/b 10Gb/s serial link with unequalized MM-CDR in 14nm tri-gate CMOS," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, 2015, pp. 1–3.
- [\[11\]](#page-0-5) M.-C. Choi, H.-G. Ko, J. Oh, H.-Y. Joo, K. Lee, and D.-K. Jeong, "A 0.1-pJ/b/dB 28-gb/s maximum-eye tracking, weight-adjusting MM CDR and adaptive DFE with single shared error sampler," in *Proc. IEEE Symp. VLSI Circuits*, 2020, pp. 1–2.
- [\[12\]](#page-0-6) J. Im et al., "A 112-gb/s PAM-4 long-reach wireline transceiver using a 36-way time-interleaved SAR ADC and inverter-based RX analog front-end in 7-nm FinFET," *IEEE J. Solid-State Circuits*, vol. 56, no. 1, pp. 7–18, Jan. 2021.
- [\[13\]](#page-0-7) B. Razavi, "Jitter-power trade-offs in PLLs," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 68, no. 4, pp. 1381–1387, Apr. 2021.
- [\[14\]](#page-0-8) R. Thompson. "ClearClock for the Future of PCIe." Accessed: Sep. 2022. [Online]. Available: https://abracon.com/uploads/resourc es/Abracon-ClearClock-for-the-Future-of-PCIe.pdf
- [\[15\]](#page-1-2) Y. Frans et al., "A 56Gb/s PAM4 wireline transceiver using a 32-way time-interleaved SAR ADC in 16nm FinFET," in *Proc. IEEE Symp. VLSI Circuits (VLSI-Circuits)*, 2016, pp. 1–2.
- [\[16\]](#page-1-3) J. Lee, K. Kundert, and B. Razavi, "Analysis and modeling of bang– bang clock and data recovery circuits," *IEEE J. Solid-State Circuits*, vol. 39, no. 9, pp. 1571–1580, Sep. 2004.
- [\[17\]](#page-1-3) J. Sonntag and J. Stonick, "A digital clock and data recovery architecture for multi-gigabit/s binary links," *IEEE J. Solid-State Circuits*, vol. 41, no. 8, pp. 1867–1875, Aug. 2006.
- [\[18\]](#page-1-4) "IEEE 802.3ck 100 Gb/s, 200 Gb/s, 400 Gb/s electrical interfaces task force." 2018. [Online]. Available: https://www.ieee802.org/3/ck/publi c/tools/
- [\[19\]](#page-2-5) J. Bergmans, *Digital Baseband Transmission and Recording*. New York, NY, USA: Kluwer, 1996.
- [\[20\]](#page-3-4) T. Liu et al., "Analysis and modeling of Mueller–Muller clock and data recovery circuits," *Electronics*, vol. 10, no. 16, p. 1888, 2021. [Online]. Available: https://www.mdpi.com/2079-9292/10/16/1888
- [\[21\]](#page-5-3) S. Pavan, "Power and area-efficient adaptive equalization at microwave frequencies," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 6, pp. 1412–1420, Jul. 2008.
- [\[22\]](#page-6-4) M. Li. "Ethernet 106Gbps Chip-To-Module (C2M) VSR Simulations and Updates." 2018, Accessed: Mar. 31, 2022. [Online]. Available: https://www.ieee802.org/3/ck/public/18_11/li_3ck_01_1118.pdf
- [\[23\]](#page-7-4) M. Hossain, Aurangozeb, and N. Nguyen, "DDJ-adaptive SAR TDCbased timing recovery for multilevel signaling," *IEEE J. Solid-State Circuits*, vol. 54, no. 10, pp. 2833–2844, Oct. 2019.
- [\[24\]](#page-7-4) I. Ozkaya et al., "A 60-gb/s 1.9-pJ/bit NRZ optical receiver with lowlatency digital CDR in 14-nm CMOS FinFET," *IEEE J. Solid-State Circuits*, vol. 53, no. 4, pp. 1227–1237, May 2018.
- [\[25\]](#page-7-5) M. Talegaonkar, R. Inti, and P. K. Hanumolu, "Digital clock and data recovery circuit design: Challenges and tradeoffs," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, 2011, pp. 1–8.
- [\[26\]](#page-7-5) I.-F. Chen, R.-J. Yang, and S.-I. Liu, "Loop latency reduction technique for all-digital clock and data recovery circuits," in *Proc. IEEE Asian Solid-State Circuits Conf.*, 2009, pp. 309–312.
- [\[27\]](#page-7-5) G. R. Gangasani et al., "A 32 gb/s backplane transceiver with on-chip AC-coupling and low latency CDR in 32 nm SOI CMOS technology," *IEEE J. Solid-State Circuits*, vol. 49, no. 11, pp. 2474–2489, Nov. 2014.

KUNAL YADAV (Graduate Student Member, IEEE) received the B.Tech. degree in electronics and communication engineering from Kurukshetra University, India, in 2011, and the M.Tech. degree in electrical engineering from the Department of Electrical Engineering, Indian Institute of Technology Hyderabad, Hyderabad, India, in 2016. He is currently pursuing the Ph.D. degree with the Edward S. Rogers Sr. Department of Electrical and Computer Engineering, University of Toronto. He worked as a Design Engineer II

with Cadence Design Systems, Bengaluru, India, from 2016 to 2018. His research interests are in high-speed transceiver design, on-chip analog signal processing, and high-performance integrated circuit testing.

PING-HSUAN HSIEH (Member, IEEE) received the Ph.D. degree in electrical engineering from the University of California at Los Angeles in 2009. She was with the IBM T. J. Watson Research Center, Yorktown Heights, NY, USA, from 2009 to 2011, and she joined the Electrical Engineering Department, National Tsing Hua University, Hsinchu, Taiwan, in 2011, where she is currently an Associate Professor. Her research interests include mixed-signal IC designs for highspeed electrical data communications, clocking

and synchronization systems, and energy-harvesting systems.

She served in the Technical Program Committee of ISSCC, and is currently a member of the Technical Program Committees of A-SSCC and CICC. She served as an Associate Editor for the IEEE INTERNET OF THINGS JOURNAL from 2014 to 2018 and a Guest Editor for the IEEE JOURNAL OF SOLID-STATE CIRCUITS Special Issue in 2021, and is currently an Associate Editor for the IEEE OPEN JOURNAL OF CIRCUITS AND SYSTEMS and IEEE SOLID-STATE CIRCUITS LETTERS.

ANTHONY CHAN CARUSONE (Fellow, IEEE) received the Ph.D. degree from the University of Toronto in 2002.

Since 2002, he has been a Professor with the Department of Electrical and Computer Engineering, University of Toronto. He has also been a Consultant to industry in the areas of integrated circuit design and digital communication since 1997. He is currently the Chief Technology Officer of Alphawave IP Group, Toronto, Canada. He coauthored the popular textbooks *Analog*

Integrated Circuit Design (along with D. Johns and K. Martin) and *Microelectronic Circuits*, 8th edition (along with A. Sedra, K. C. Smith, and V. Gaudet). He coauthored the Best Student Papers at the 2007, 2008, 2011, and 2022 Custom Integrated Circuits Conferences, the Best Invited Paper at the 2010 Custom Integrated Circuits Conference, the Best Paper at the 2005 Compound Semiconductor Integrated Circuits Symposium, the Best Young Scientist Paper at the 2014 European Solid-State Circuits Conference, and the Best Paper at DesignCon 2021. He was the Editor-in-Chief of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—PART II: EXPRESS BRIEFS in 2009, and an Associate Editor for the IEEE JOURNAL OF SOLID-STATE CIRCUITS from 2010 to 2017. He was a Distinguished Lecturer for the IEEE Solid-State Circuits Society from 2015 to 2017 and has served on the Technical Program Committee of several IEEE conferences, including the International Solid-State Circuits Conference from 2016 to 2021. He is currently the Editor-in-Chief of the IEEE SOLID-STATE CIRCUITS LETTERS.