

# Enhancing the Performance of E-Mode AlGaIn/GaN HEMTs With Recessed Gates Through Low-Damage Neutral Beam Etching and Post-Metallization Annealing

YI-HO CHEN <sup>1</sup>, DAISUKE OHORI <sup>2</sup>, MUHAMMAD ASLAM<sup>3</sup>, YAO-JEN LEE <sup>4</sup> (Senior Member, IEEE),  
YIMING LI <sup>5,6</sup> (Member, IEEE), AND SEIJI SAMUKAWA <sup>6,7</sup> (Fellow, IEEE)

<sup>1</sup>Parallel and Scientific Computing Laboratory, Graduate Degree Program of College of Electrical and Computer Engineering, National Yang Ming Chiao Tung University, Hsinchu 300093, Taiwan

<sup>2</sup>Institute of Fluid Science, Tohoku University, Sendai 980–8577, Japan

<sup>3</sup>Parallel and Scientific Computing Laboratory, Electrical Engineering and Computer Science International Graduate Program, National Yang Ming Chiao Tung University, Hsinchu 300093, Taiwan

<sup>4</sup>Institute of Pioneer Semiconductor Innovation, National Yang Ming Chiao Tung University, Hsinchu 300093, Taiwan

<sup>5</sup>Parallel and Scientific Computing Laboratory, Institute of Communications Engineering, Institute of Biomedical Engineering, National Yang Ming Chiao Tung University, Hsinchu 300093, Taiwan

<sup>6</sup>Department of Electronics and Electrical Engineering, National Yang Ming Chiao Tung University, Hsinchu 300093, Taiwan  
<sup>7</sup>Institute of Communications Engineering, National Yang Ming Chiao Tung University, Hsinchu 300093, Taiwan

This work was supported in part by the National Science and Technology Council (NSTC), Taiwan, under NSTC Grants 112-2221-E-A49-171 and 112-2221-E-A49-168-MY3, and NSCT 112-2218-E-006-009-MBK, in part by the 2022 Qualcomm Taiwan Research Program, National Yang Ming Chiao Tung University, under Grant NAT-487835 SOW, and in part by Powerchip Semiconductor Manufacturing Corporation under Grant 112UA10017-3. This work was performed by the Taiwan Semiconductor Research Institute facilities.

**ABSTRACT** This study investigated the electrical properties of AlGaIn/GaN high-electron-mobility transistors (HEMTs) with varied recess depths under the gate electrode. We demonstrated a recess depth of approximately 6 nm, which was achieved through neutral beam etching (NBE) technique with a low etch rate of 1.8 nm/min, resulting in device enhancement-mode (E-mode) behavior with threshold voltage ( $V_{th}$ ) of 0.49 V. The effects of post-metallization annealing (PMA) on the device performance were also examined. The results revealed that PMA treatment improves the DC characteristics of the devices, including maximum drain current ( $I_{D_{MAX}}$ ), transconductance ( $g_m$ ), subthreshold swing (SS), on-off ratio, and off-state leakage current, with maximum enhancement percentage of 18.3% for  $I_{D_{MAX}}$ , 3758% for on-off ratio, and 54.3% for SS. Moreover, this study compared the recess depths of metal-insulator-semiconductor high-electron-mobility transistors (MIS-HEMTs) with the SiN dielectric layer. The results showed that MIS-HEMTs exhibit more negative  $V_{th}$  values, which can be attributed to the controlled surface states achieved through passivation.

**INDEX TERMS** AlGaIn/GaN HEMTs, recess gate, neutral beam etching, post-metallization annealing.

## I. INTRODUCTION

AlGaIn/GaN high electron mobility transistors (HEMTs) are regarded as promising candidates for high-frequency and high-power applications for the next generations due to the natural two-dimensional electron gas (2DEG) channel near the AlGaIn/GaN interface, allowing the device to function even in the negative gate bias (i.e., depletion mode (D-mode)). A Si MOSFET combined with GaN HEMT is commonly used to achieve the enhancement mode (E-mode). However, the additional Si driver circuit increases the system's cost and


complexity while adding parasitic effects and delay. Thus, fabricating discrete normally-off GaN HEMTs is necessary. Some methods have been studied to achieve E-mode characteristics, including fluorine ion implantation [1], [2], p-GaN gate [3], and recess gate [4], [5]. Among them, recess gate is one of the simplest methods for accomplishing the normally-off characteristic. In this method, the AlGaIn barrier layer under the gate region is thinned down to lift the energy band at the AlGaIn/GaN interface, thus, causing  $V_{th}$  to move towards positive. However, there are some issues with recess gate

etching. First, controlling the etching depth is extremely difficult. Since the thickness of the AlGa<sub>N</sub> barrier layer is generally around 20 nm, controlling the etching depth is important to avoid etching out all the AlGa<sub>N</sub> barrier layer. Second, the maximum current density declines due to the thinning of the AlGa<sub>N</sub> barrier layer, reducing the polarization effect and the 2DEG density. Third, recess etching using plasma induces surface damage in the gate region, where electron mobility decreases; hence, decreasing the current density due to the surface roughness scattering effect [6].

Low-damage etching and the recovery of the electrical characteristic loss in exchange for E-mode operation are thus critical in engineering the  $V_{th}$  of HEMTs for recess etching. Neutral beam etching (NBE) and post-metallization annealing (PMA) were utilized to overcome this problem in this study. NBE has been demonstrated to have low etching damage on the substrates due to the blocking of the energetic ion bombardment and the ultraviolet/vacuum ultraviolet (UV/VUV) irradiation. Therefore, NBE could improve the performance of semiconductor devices [7], [8], [9], [10]. To control the defect generation associated with conventional plasma, we utilized the NBE technique for recess etching.

Several reports illustrated the annealing effect after gate metal deposition. Kim et al. proposed gate leakage and breakdown mechanisms before and after PMA [11]; Lee et al. demonstrated improved device uniformity and breakdown voltage after PMA by reducing the trapping centers on the AlGa<sub>N</sub> surface and/or GaN buffer layer [12]; Mazumder et al. investigated the mechanisms of the reduction of gate leakage in AlGa<sub>N</sub>/GaN MOS-HEMTs by optimizing the post-gate annealing treatment [13]; Lu et al. reported a two-step process combining PMA and O<sub>2</sub> plasma treatment reduced the device off-state leakage current [14]. However, most research on improving device characteristics requires a long-time (>10 min) annealing, or focuses solely on D-mode devices [13], [15], [16]. This study employed significantly shorter PMA treatment times, which led to notable improvements in the DC characteristics.

Metal-insulator-semiconductor HEMTs (MIS-HEMTs) have been well-known to enhance the device stability, long-term reliability, breakdown voltage, and current collapse, etc, compared with the conventional HEMTs due to its high-dielectric constant nature and the passivated surface states of III-V materials [10], [17], [18], [19], [20], [21], [22]. Furthermore, some research reported that the existence of the gate dielectric layer results in the  $V_{th}$  shift due to border traps and interface states [23], [24]. However, limited reports studied the influence of the gate dielectric layer on  $V_{th}$ . In this study, we demonstrated: (i) the electrical characteristics of both D-mode and E-mode AlGa<sub>N</sub>/GaN HEMT devices with varied recess depths using NBE before and after a 1-min PMA treatment. The enhancement of DC characteristics after PMA for  $I_{D,MAX}$ , on-off-ratio, and SS is 18.3%, 3758%, and 54.3%, respectively. This study also examined (ii) how the existence of SiN dielectric influences the  $V_{th}$  adjustment with and without recess gate etching.



**FIGURE 1.** Cross-sectional schematic structure of a recessed AlGa<sub>N</sub>/GaN HEMT, where  $L_{sg}$  is 1  $\mu\text{m}$ ,  $L_{gd}$  is 2  $\mu\text{m}$ , and  $L_g$  is 1  $\mu\text{m}$ .


## II. DEVICE FABRICATION

Fig. 1 illustrates the device structure used in this study. The GaN-on-Si epitaxial layers consist of the following: a 2 nm GaN capping layer, a 20 nm undoped AlGa<sub>N</sub> barrier layer, a 0.8 nm AlN, and a 3.7  $\mu\text{m}$  undoped GaN buffer layer on the Si substrate. The device structure started from the mesa area with an etching depth of  $\sim 250$  nm and was defined using neutral beam etching (NBE), followed by the Ohmic region patterning. Before the Ti/Al/Ni/Au (20/120/50/60 nm) metal stack was deposited, the sample was cleaned by an HCl (1:10) solution. The Ohmic contact was formed after 30 s of rapid thermal annealing at 850 °C in an N<sub>2</sub> ambient. The gate region was then patterned, and the recess etching was performed using NBE with different etching depths. Afterward, a gate metal stack of Ni/Au (20/100 nm) was deposited using E-gun. Lastly, a 1-min forming gas PMA at 400 °C in 95% N<sub>2</sub> and 5% H<sub>2</sub> ambient was performed. The fabrication process of the MIS-HEMTs was similar to that of the HEMTs, except that after mesa etching, a gate pattern was first formed and etched via NBE. Subsequently, a  $\sim 17$  nm SiN film was deposited by Plasma-Enhanced Chemical Vapor Deposition (PECVD) at 300°C. This was followed by the Ohmic contact patterning and SiN etching with NBE using fluorine-based dry etch. Then, Ohmic metal was deposited and the second gate lithography was performed as well as gate metal deposition.


The gate recess structure with four different depths was fabricated by NBE. The NB equipment is depicted in Fig. 2. A high-aspect-ratio carbon aperture electrode between the plasma chamber and the process chamber was used to neutralize the ions in the plasma. While passing through the carbon aperture, the charged particles were neutralized and became neutral atoms, blocking the UV/VUV radiation. As a result, a damage-free etching was achieved. A device without a recess gate was also fabricated. The source-to-gate distance, gate-to-drain distance, and gate length were 1  $\mu\text{m}$ , 2  $\mu\text{m}$ , and 1  $\mu\text{m}$ , respectively.

## III. RESULTS AND DISCUSSION

The etch rate of the AlGa<sub>N</sub>/GaN stack was determined at 1.8 nm/min using transmission electron microscopy (TEM). Fig. 3(a) shows the resulting relationship between the etch depth and etch time of GaN/AlGa<sub>N</sub> stack layers. As shown




**FIGURE 2.** Schematic figure of the neutral beam system. The process chamber and plasma chamber are separated by a carbon aperture. A Cl<sup>-</sup> neutral beam was formed after Cl<sup>-</sup> ions passed through the aperture.



**FIGURE 3.** (a) Recess etch depth versus etch time measured by TEM, and (b) TEM image of the gate region for 5-minute recess time.

in the figure, the etch depth and etch time did not show a linear relationship because the etching was performed on the same AlGaN/GaN structure used for the device fabrication. Since the AlGaN material has relatively higher hardness than GaN, etch time and depths observe a nonlinear relationship. Fig. 3(b) depicts a TEM image for a 5-min recess time, reducing the AlGaN barrier layer thickness under the gate. An atomic force microscope (AFM) was performed to examine the surface quality of the NB etching samples, as shown in Fig. 4. Before recess etching, the root-mean-square surface roughness of  $2\ \mu\text{m} \times 2\ \mu\text{m}$  scan size was 0.2 nm. The surface roughness did not increase significantly after recess etching



**FIGURE 4.**  $2\ \mu\text{m} \times 2\ \mu\text{m}$  surface roughness of samples (a) before etching and after NB etching for (b) 3 minutes, (c) 5 minutes, and (d) 7 minutes.


**TABLE 1.** Electrical Characteristics for Five Different Gate Recess Depths: 0, 2, 6, 13 nm.

Recess depth (nm)	No recess	2	6	13
$V_{th}$ (V)	-2.66	-0.28	0.49	1.50
$I_{D\text{MAX}}$ (mA/mm)	829	186	33.0	2.3
$g_m$ (mS/mm)	251	130	43.8	3.8
SS (mV/dec)	123	380	205	347
On-off ratio	$1.3 \times 10^5$	$1.6 \times 10^4$	$2.6 \times 10^4$	837
$I_g$ (mA/mm)	0.06	9.4	56.0	72.9

via NB for 3, 5, and 7 min. Surface roughness typically observes a positive correlation with both etch time and depths. When samples are exposed to an etchant for a longer duration, they are more likely to encounter plasma instability and residual etching, which increases surface roughness. However, this study observed that despite the increasing etch depths, the surface roughness remains stable, suggesting that the reduction in  $I_{D\text{MAX}}$  with increasing etch depths is primarily attributed to the thinning of the AlGaN barrier, rather than surface roughness scattering caused by NB recess etching in this study.

The transfer characteristics measured at  $V_{DS} = 6\ \text{V}$  of recessed HEMT devices are depicted in Fig. 5. Meanwhile, Table 1 lists the extraction of the DC characteristics for different recess depths, such as  $V_{th}$ ,  $I_{D\text{MAX}}$ ,  $g_m$ , SS, on-off ratio, and gate leakage current ( $I_g$ ). Here, the  $V_{th}$  was calculated as the gate voltage at which the drain current equals 1 mA/mm.

The extracted  $V_{th}$  was  $-2.66\ \text{V}$  for the device without recess etching, which was in a D-mode operation. When the recess depth reaches 6 nm, the device became an E-mode. However, the drain current reduces with increasing the recess



**FIGURE 5.** (a) Transfer characteristic curves in linear scale and transconductance curves, and (b) transfer characteristic curves in log scale of HEMTs devices with different recess etch depths.

depth due to the AlGa<sub>N</sub> barrier layer thinning, reducing the piezoelectric effect of AlGa<sub>N</sub> over Ga<sub>N</sub>. The  $g_m$  has a similar trend as shown in Fig. 5(a). The on-off ratio decreases from  $1.3 \times 10^5$  to  $8.4 \times 10^2$  as the recess depth reaches 13 nm, which is inevitable because of the on-current reduction caused by the barrier layer thinning. Moreover, the electrons are easier to penetrate through the barrier layer to the surface, resulting in larger  $I_G$ .

Although there is a trade-off between obtaining the E-mode devices and losing some DC characteristics, there is a solution. Fig. 6(a) and (b) illustrate the transfer curves and the  $g_m$  before and after forming gas PMA treatment, respectively. The figures show that after forming gas PMA, almost all recess-depth samples demonstrated improvement in the DC characteristics, such as  $I_{D_{MAX}}$ ,  $g_m$ , on-off ratio, SS, and  $I_G$ . The  $V_{th}$  shifted towards positive after forming gas PMA. Table 2 compares the DC characteristics before and after the forming gas PMA treatment. Fig. 7 presents a bar chart illustrating the percentage difference in some DC characteristics for better comparison. The  $I_{D_{MAX}}$  values increased for almost all samples with varied recess depths, except for the sample with a 13 nm recess, which may be attributed to the extremely thin barrier layer. The non-recess sample showed a maximum  $I_{D_{MAX}}$  improvement of 18.3%. After the PMA treatment, there was a significant improvement in the device's on-off ratio,  $I_G$ , and SS with a maximum enhancement of 3758% in the on-off ratio, and 53.5% and 54.3% reduction


**TABLE 2.** Electrical Characteristics Before and After Forming Gas PMA (Separated by Slashes) for Four Different Gate Recess Depths

Recess depth (nm)	No recess	2	6	13
$V_{th}$ (V)	-2.66/-2.78	-0.28/0.19	0.49/0.76	1.50/3.30
$I_{D_{MAX}}$ (mA/mm)	829/ <b>980</b>	186/ <b>189</b>	33.0/ <b>33.6</b>	2.3/0.1
$g_m$ (mS/mm)	251/ <b>274</b>	130/ <b>177</b>	43.8/ <b>50.5</b>	3.8/0.3
SS (mV/dec)	123/ <b>108</b>	380/ <b>174</b>	205/ <b>126</b>	347/ <b>187</b>
On-off ratio	$1.3 \times 10^5$ / <b><math>1.8 \times 10^6</math></b>	$1.6 \times 10^4$ / <b><math>6.3 \times 10^5</math></b>	$2.6 \times 10^4$ / <b><math>1.2 \times 10^5</math></b>	837/ <b><math>9.7 \times 10^3</math></b>
$I_g$ (mA/mm)	0.06/ <b>0.03</b>	9.4/ <b>7.1</b>	56.0/ <b>50.4</b>	72.9/ <b>52</b>


Bold font indicates better performance of forming gas PMA.

in  $I_G$  and SS, respectively. Moreover, the on-resistance also decreased from 119.0  $\Omega$  to 98.5  $\Omega$ , as shown in Fig. 6(c). These demonstrations reveal the effects of forming gas PMA. It is speculated that the defects and trapping centers are generated during the gate metal deposition, recess etching, and/or originally existed in the surface or bulk of the epitaxial layers [8], [25]. Those defects or traps act as positive charges. After the 1-minute forming gas PMA treatment, the positive charges can be reduced, allowing the gate to attract fewer electrons in 2DEG channel. Thus, the  $V_{th}$  can be positively shifted. Compared to other research [11], [12], [13], [14], [15], [16], [26], [27], this study can achieve significant improvement using short-time PMA. It is speculated that the low-damage NBE does not generate bond-breaking on the substrate surface caused by UV/VUV irradiations. Rather, it creates fewer deep traps than the conventional ICP etching, thereby requiring less time for the annealing to repair. The speculation is supported by previous research [7], [8], [9], [10], providing a strong hint for the NB advantage in gate recess etching for AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs.


Fig. 8 illustrates the cross-sectional structure of the MIS-HEMT with a  $\sim 17$  nm Si<sub>3</sub>N<sub>4</sub> dielectric layer used in this study, and the DC characteristics of the MIS-HEMT devices are also investigated as shown in Fig. 9(a). The shift of the  $V_{th}$  with respect to the recess depth is not as much as the samples without the Si<sub>3</sub>N<sub>4</sub> dielectric layer. For the sample with a 4 nm recess, the shift of the  $V_{th}$  was around 6 V, which is much larger than that without the Si<sub>3</sub>N<sub>4</sub> dielectric layer, where the  $V_{th}$  shift of 3.1 V was exhibited even with a larger recess depth of 6 nm. Fig. 9(b) shows the transfer characteristics of the devices with and without the Si<sub>3</sub>N<sub>4</sub> dielectric layer. Both samples had no recess to address the influence of the Si<sub>3</sub>N<sub>4</sub> dielectric layer. With a Si<sub>3</sub>N<sub>4</sub> dielectric layer of 17 nm, the  $V_{th}$  was displaced 12.5 V to the negative. This is due to the reduced donor-like traps in the interface [28], [29]. The off-state drain current increased with the Si<sub>3</sub>N<sub>4</sub> dielectric layer. Previous research suggests similar results, which considered the damage induced during the Si<sub>3</sub>N<sub>4</sub> deposition by PECVD [10], [30], [31]. Hence, in order to fully leverage the benefits of the Si<sub>3</sub>N<sub>4</sub> dielectric layer, it is essential to carefully balance




**FIGURE 6.** (a) Transfer characteristic curves vs. gate voltage curves, (b) transconductance of HEMTs devices with different recess etch depths, and (c) output characteristic curves with and without forming gas PMA.



**FIGURE 7.** Percentage difference of  $I_{D_{MAX}}$ , on-off ratio,  $I_G$ , and SS for different recess depths.



**FIGURE 8.** Cross-sectional schematic of recessed AlGaIn/GaN MIS-HEMT.



**FIGURE 9.** Transfer characteristics of (a)  $\sim 17$  nm SiN gated HEMTs with 2 different recess depths, and (b) different thickness of SiN gated HEMTs without recess.

the trade-off between the improved  $I_{D_{MAX}}$  and reliability, and the potential drawbacks such as reduced  $V_{th}$  tuning efficiency and some DC characteristics like off-state current,  $g_m$ , etc. These concerns could be mitigated by further optimization of the SiN film quality and the deposition environment.

**IV. CONCLUSION**

In this study, we investigated the electrical characteristics of the E-mode AlGaIn/GaN HEMTs with varied recess depths by using NBE. The AFM results and previous reports confirmed NB’s excellent etching performance. Increasing the recess depth beneath the gate electrode influenced the  $V_{th}$  to move positively, eventually leading to the E-mode behavior at a depth of 6 nm. PMA was performed on different recess-depth samples to repair the damage caused by the metal deposition and/or recess etching. Most electrical parameters, such as the on-off ratio,  $g_m$ , off-state leakage current, and SS, improved with a maximum enhancement percentage of 18.3% for  $I_{D_{MAX}}$ , 3758% for the on-off ratio, 53.5% for  $I_G$ , and 54.3% for SS. Moreover, the  $V_{th}$  with smaller recess depths became more positive after the PMA due to the improved interface conditions. The results revealed that the short-time (1 min) PMA used in this study led to significant improvements compared to other reports which used longer-time PMA ( $> 10$  min). This improvement can be attributed to the low-damage NBE, as previous studies showed. Devices with SiN dielectric layer, which had more negative  $V_{th}$  values due to passivation-controlled surface states, were also compared. Therefore, to benefit from the device stability and long-term reliability of the SiN dielectric layer, the behavior of backward  $V_{th}$  should be considered as well.

**REFERENCES**

- [1] H.-W. Chen, T.-Y. Lee, J.-S. Huang, K.-W. Lee, and Y.-H. Wang, “Planarized trench isolation of In<sub>0.52</sub>Al<sub>0.48</sub>As/In<sub>0.8</sub>Ga<sub>0.2</sub>As metamorphic high-electron-mobility transistor by liquid phase chemical enhanced oxidation,” *IEEE J. Electron Devices Soc.*, vol. 9, pp. 271–277, 2021, doi: 10.1109/JEDS.2021.3054399.
- [2] C.-H. Wu et al., “Normally-OFF GaN MIS-HEMT with F-doped gate insulator using standard ion implantation,” *IEEE J. Electron Devices Soc.*, vol. 6, pp. 893–899, 2018, doi: 10.1109/JEDS.2018.2859769.
- [3] Y. Shi et al., “A comparative study on G-to-S ESD robustness of the Ohmic-gate and Schottky-gate p-GaN HEMTs,” *IEEE Trans. Electron Devices*, vol. 70, no. 5, pp. 2229–2234, May 2023, doi: 10.1109/TED.2023.3257282.

- [4] N. M. Shrestha et al., “Design and simulation of high performance lattice matched double barrier normally off AlInGaN/GaN HEMTs,” *IEEE J. Electron Devices Soc.*, vol. 8, pp. 873–878, 2020, doi: [10.1109/JEDS.2020.3014252](https://doi.org/10.1109/JEDS.2020.3014252).
- [5] H. Lee, H. Ryu, J. Kang, and W. Zhu, “High temperature operation of E-mode and D-mode AlGaIn/GaN MIS-HEMTs with recessed gates,” *IEEE J. Electron Devices Soc.*, vol. 11, pp. 167–173, 2023, doi: [10.1109/JEDS.2023.3253137](https://doi.org/10.1109/JEDS.2023.3253137).
- [6] N. M. Shrestha, Y. Li, T. Suemitsu, and S. Samukawa, “Electrical characteristic of AlGaIn/GaN high-electron-mobility transistors with recess gate structure,” *IEEE Trans. Electron Devices*, vol. 66, no. 4, pp. 1694–1698, Apr. 2019, doi: [10.1109/TED.2019.2901719](https://doi.org/10.1109/TED.2019.2901719).
- [7] D. Ohori et al., “Atomic-layer etching of GaN by using an HBr neutral beam,” *J. Vac. Sci. Technol. A*, vol. 38, 2020, Art. no. 032603, doi: [10.1116/6.0000126](https://doi.org/10.1116/6.0000126).
- [8] D. Ohori et al., “High electron mobility germanium FinFET fabricated by atomic layer defect-free and roughness-free etching,” *IEEE Open J. Nanotechnol.*, vol. 2, pp. 26–30, 2021, doi: [10.1109/OJ-NANO.2021.3055150](https://doi.org/10.1109/OJ-NANO.2021.3055150).
- [9] F. Hemmi et al., “Neutral beam process in AlGaIn/GaN HEMTs: Impact on current collapse,” *Solid-State Electron.*, vol. 137, pp. 1–5, 2017, doi: [10.1016/j.sse.2017.07.015](https://doi.org/10.1016/j.sse.2017.07.015).
- [10] Y.-K. Lin et al., “Enhancement-mode AlGaIn/GaN MIS-HEMTs with low threshold voltage hysteresis using damage-free neutral beam etched gate recess,” in *Proc. IEEE 16th Int. Conf. Nanotechnol.*, 2016, pp. 799–801, doi: [10.1109/NANO.2016.7751501](https://doi.org/10.1109/NANO.2016.7751501).
- [11] H. Kim, J. Lee, D. Liu, and W. Lu, “Gate current leakage and breakdown mechanism in unpassivated AlGaIn/GaN high electron mobility transistors by post-gate annealing,” *Appl. Phys. Lett.*, vol. 86, 2005, Art. no. 143505, doi: [10.1063/1.1899255](https://doi.org/10.1063/1.1899255).
- [12] J. Lee, D. Liu, H. Kim, and W. Lu, “Post-annealing effects on device performance of AlGaIn/GaN HFETs,” *Solid-State Electron.*, vol. 48, no. 10/11, pp. 1855–1859, 2004, doi: [10.1016/j.sse.2004.05.026](https://doi.org/10.1016/j.sse.2004.05.026).
- [13] S. Mazumder, P. Pal, K.-W. Lee, and Y.-H. Wang, “Remarkable reduction in IG with an explicit investigation of the leakage conduction mechanisms in a dual surface-modified Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> stack layer AlGaIn/GaN MOS-HEMT,” *Materials*, vol. 15, 2022, Art. no. 9067, doi: [10.3390/ma15249067](https://doi.org/10.3390/ma15249067).
- [14] X. Lu, H. Jiang, C. Liu, X. Zou, and K.-M. Lau, “Off-state leakage current reduction in AlGaIn/GaN high electron mobility transistors by combining surface treatment and post-gate annealing,” *Semicond. Sci. Technol.*, vol. 31, 2016, Art. no. 055019, doi: [10.1088/0268-1242/31/5/055019](https://doi.org/10.1088/0268-1242/31/5/055019).
- [15] B. C. Akoglu, D. Yilmaz, G. Salkim, and E. Ozbay, “The effect of post-metal annealing on DC and RF performance of AlGaIn/GaN HEMT,” *Eng. Res. Exp.*, vol. 4, 2022, Art. no. 045034, doi: [10.1088/2631-8695/aca95f](https://doi.org/10.1088/2631-8695/aca95f).
- [16] Y.-C. Yoon, K.-S. Park, and S.-D. Kim, “Effects of post-annealing on the passivation interface characteristics of AlGaIn/GaN high electron mobility transistors,” *Mater. Sci. Semiconductor Process.*, vol. 34, pp. 343–349, 2015, doi: [10.1016/j.mssp.2015.02.062](https://doi.org/10.1016/j.mssp.2015.02.062).
- [17] Y.-L. Tsai et al., “Improving breakdown voltage in AlGaIn/GaN metal-insulator-semiconductor HEMTs through electric-field dispersion layer material selection,” *IEEE Trans. Device Mater. Rel.*, vol. 21, no. 3, pp. 320–323, Sep. 2021, doi: [10.1109/TDMR.2021.3086515](https://doi.org/10.1109/TDMR.2021.3086515).
- [18] V. Adivarahan et al., “Submicron gate Si<sub>3</sub>N<sub>4</sub>/AlGaIn/GaN-metal-insulator-semiconductor heterostructure field-effect transistors,” *IEEE Electron Device Lett.*, vol. 24, no. 9, pp. 541–543, Sep. 2003, doi: [10.1109/LED.2003.816574](https://doi.org/10.1109/LED.2003.816574).
- [19] C. Liu, E. F. Chor, and L. S. Tan, “Investigations of HfO<sub>2</sub>/AlGaIn/GaN metal-oxide-semiconductor high electron mobility transistors,” *Appl. Phys. Lett.*, vol. 88, no. 17, Apr. 2006, Art. no. 173504, doi: [10.1063/1.2198507](https://doi.org/10.1063/1.2198507).
- [20] P. D. Ye, B. Yang, K. K. Ng, and J. Bude, “GaN metal-oxide-semiconductor high-electron-transistor with atomic layer deposited Al<sub>2</sub>O<sub>3</sub> as gate dielectric,” *Appl. Phys. Lett.*, vol. 86, no. 6, Jan. 2005, Art. no. 063501, doi: [10.1063/1.1861122](https://doi.org/10.1063/1.1861122).
- [21] T. Oka and T. Nozawa, “AlGaIn/GaN recessed MIS-gate HFET with high-threshold-voltage normally-off operation for power electronics applications,” *IEEE Electron Device Lett.*, vol. 29, no. 7, pp. 668–670, Jul. 2008, doi: [10.1109/LED.2008.2000607](https://doi.org/10.1109/LED.2008.2000607).
- [22] U. Peralagu et al., “CMOS-compatible GaN-based devices on 200mm-Si for RF applications: Integration and performance,” in *Proc. IEEE Int. Electron Devices Meeting*, 2019, pp. 17.2.1–17.2.4, Art. no. 10.1109/IEDM19573.2019.8993582.
- [23] T.-L. Wu et al., “Correlation of interface states/border traps and threshold voltage shift on AlGaIn/GaN metal-insulator-semiconductor high-electron-mobility transistors,” *Appl. Phys. Lett.*, vol. 107, 2015, Art. no. 093507, doi: [10.1063/1.4930076](https://doi.org/10.1063/1.4930076).
- [24] J. Zhu et al., “Comparative study on charge trapping induced V<sub>th</sub> Shift for GaN-based MOS-HEMTs with and without thermal annealing treatment,” *IEEE Trans. Electron Devices*, vol. 65, no. 12, pp. 5343–5349, Dec. 2018, doi: [10.1109/TED.2018.2874314](https://doi.org/10.1109/TED.2018.2874314).
- [25] A. Akkaya and E. Ayyıldız, “Depth profile study on Ti/Al bilayer Ohmic contacts to AlGaIn/GaN,” *Mater. Today: Proc.*, vol. 46, no. 16, pp. 6939–6946, 2021, doi: [10.1016/j.matpr.2021.03.268](https://doi.org/10.1016/j.matpr.2021.03.268).
- [26] J.-G. Lee, B.-R. Park, J.-G. Lee, J. Lim, and H.-Y. Cha, “Forming gas post metallization annealing of recessed AlGaIn/GaN-on-Si MOSHFET,” *J. Semiconductor Technol. Sci.*, vol. 15, pp. 16–21, 2015, doi: [10.5573/JSTS.2015.15.1.016](https://doi.org/10.5573/JSTS.2015.15.1.016).
- [27] T.-H. Hung, P. S. Park, S. Krishnamoorthy, D. N. Nath, and S. Rajan, “Interface charge engineering for enhancement-mode GaN MISHEMTs,” *IEEE Electron Device Lett.*, vol. 35, no. 3, pp. 312–314, Mar. 2014, doi: [10.1109/LED.2013.2296659](https://doi.org/10.1109/LED.2013.2296659).
- [28] S. Arulkumaran, T. Egawa, H. Ishikawa, and T. Jimbo, “Surface passivation effects on AlGaIn/GaN high-electron-mobility transistors with SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, and silicon oxynitride,” *Appl. Phys. Lett.*, vol. 84, pp. 613–615, 2004, doi: [10.1063/1.1642276](https://doi.org/10.1063/1.1642276).
- [29] Y.-S. Lin, Y.-W. Lain, and S. S. H. Hsu, “AlGaIn/GaN HEMTs with low leakage current and high on/off current ratio,” *IEEE Electron Device Lett.*, vol. 31, no. 2, pp. 102–104, Feb. 2010, doi: [10.1109/LED.2009.2036576](https://doi.org/10.1109/LED.2009.2036576).
- [30] J.-H. Lin et al., “Abnormal threshold voltage degradation under semi-on state stress in Si<sub>3</sub>N<sub>4</sub>/AlGaIn/GaN-HEMT,” *IEEE Electron Device Lett.*, vol. 43, no. 9, pp. 1420–1423, Sep. 2022, doi: [10.1109/LED.2022.3190541](https://doi.org/10.1109/LED.2022.3190541).
- [31] Y. Dai et al., “Design and optimization of self-isolation GaN HEMT with lateral-polarity-structure,” *Phys. Status Solidi Related Res. Literature*, vol. 17, 2023, Art. no. 2200436, doi: [10.1002/pssr.202200436](https://doi.org/10.1002/pssr.202200436).