Received 24 July 2022; revised 11 September 2022; accepted 23 September 2022. Date of publication 6 October 2022; date of current version 4 November 2022. *Digital Object Identifier 10.1109/OJSSCS.2022.3212333*

# **A 3.7-mW 12.5-MHz 81-dB SNDR 4th-Order Continuous-Time DSM With Single-OTA and 2nd-Order Noise-Shaping SAR**

**WEI SH[I](HTTPS://ORCID.ORG/0000-0001-9106-1092) <sup>1</sup> (Member, IEEE), JIAXI[N](HTTPS://ORCID.ORG/0000-0001-8712-2884) [L](HTTPS://ORCID.ORG/0000-0001-8712-2884)IU [2](HTTPS://ORCID.ORG/0000-0001-9204-3988) (Member, IEEE), ABHISH[EK](HTTPS://ORCID.ORG/0000-0003-2181-9042) MUKHERJEE [1](HTTPS://ORCID.ORG/0000-0002-5543-7870) (Member, IEEE), XIANGXING YANG <sup>1</sup> (Member, IEEE), XIYUAN TANG <sup>3</sup> (Member, IEEE), LINXIAO SHEN [4](HTTPS://ORCID.ORG/0000-0001-7933-3673) (Member, IEEE), WENDA ZHA[O](HTTPS://ORCID.ORG/0000-0002-1834-646X) <sup>1</sup> (Member, IEEE), AND NAN SUN1***,***<sup>5</sup> (Senior Member, IEEE)**

1Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX 78712, USA

2Institute of Integrated Circuits and Systems, University of Electronic Science and Technology of China, Chengdu 611731, China

3Institute for Artificial Intelligence and School of Integrated Circuit, Peking University, Beijing 100871, China

4School of Integrated Circuit, Peking University, Beijing 100871, China

5Department of Electronic Engineering, Tsinghua University, Beijing 100084, China CORRESPONDING AUTHOR: W. SHI (e-mail: weishi0079@utexas.edu)

**ABSTRACT** This article presents a hybrid 4th-order delta–sigma modulator (DSM). It combines a continuous-time (CT) loop filter and a discrete-time (DT) passive 2nd-order noise-shaping SAR (NS-SAR). Since the 2nd-order NS-SAR is robust against PVT variation, the stability of this 4th-order DSM is similar to that of a 2nd-order CT-DSM. The CT loop filter is based on single-amplifier–biquad (SAB) structure. As a result, only one OTA is used to achieve 4th-order noise shaping, leading to a high power efficiency. Moreover, this work implements both excess-loop delay (ELD) compensation and an input feedforward path inside the NS-SAR in the charge domain, further reducing the circuit complexity and the OTA power. Overall, this work achieves 81-dB SNDR over 12.5 MHz with 3.7-mW power, leading to a Schreier FoM of 176 dB.

**INDEX TERMS** Delta–sigma modulator (DSM), extra loop delay compensation, hybrid, noise-shaping SAR (NS-SAR).

# **I. INTRODUCTION**

THE CONTINUOUS-TIME (CT) delta-sigma modulator (DSM) is a popular choice in wide-band analog-to-digital converters (ADCs), especially for wireless transceivers. The loop filter of CT DSM processes the signal before sampling, achieving both noise shaping and antialias filtering. The settling requirement is obviated, owing to the CT-domain operation. Therefore, lower dynamic requirements for the loop filter, the inherent anti-aliasing filtering, and an easy-to-drive front-end are the major advantages that CTDSM has over its discrete-time (DT) counterpart.

A low oversampling ratio (OSR) is needed if an energyefficient CT DSM with high bandwidth and high resolution is desired. A high-order noise transfer function (NTF) is usually applied to achieve the target resolution. However, <span id="page-0-0"></span>several challenges are posed to the high-order CT DSMs due to the nonidealities of practical implementations. First, the CT loop filter is sensitive to the process variation [\[8\]](#page-10-0). The loop-filter coefficients primarily depend on the resistors and capacitors whose values vary across PVT variations. Consequently, extra tuning circuitry is needed. Second, conventional high-order loop filters have a large number of OTAs. Multiple cascaded OTAs cause phase shifts, leading to instability. Third, excess-loop delay (ELD) in the CT DSM alters the NTF. The price paid to compensate the ELD is high in high-order designs. Extra circuit complexity and power consumption deteriorate the power efficiency.

In this work, we present a 4th-order hybrid CT-DT DSM that combines a 2nd-order single-amplifier–biquad (SAB) based CT filter with a 2nd-order passive noise-shaping SAR (NS-SAR). With the DT noise shaping immune from the PVT variation, the hybrid DSM obtains a better robustness. Compared to the conventional design, the combination of SAB and passive NS-SAR reduces the number of OTAs from many to one. The power is saved because of removing many power-hungry OTAs and the relaxed bandwidth requirement. Moreover, the ELD compensation (ELDC) is embedded into the charge domain. There is minimal extra power and circuitry cost for the ELDC since it is implemented with the small CDAC of the NS-SAR.

This article is an extension of [\[28\]](#page-10-1) and organized as follows. Section [II](#page-1-0) reviews the prior high-order CTDSM designs and introduces the proposed hybrid 4th-order DSM. Section [III](#page-3-0) discusses the ELDC techniques and introduces the proposed charge-domain ELDC with both feedforward and feedback paths. Section [IV](#page-4-0) describes the design of the prototype ADC and discusses implementation details. Section [V](#page-8-0) presents measurement results. Section [VI](#page-9-0) concludes this article.

## <span id="page-1-0"></span>**II. PROPOSED 4TH-ORDER HYBRID CT-DT DSM**

#### *A. PRIOR HIGH-ORDER CT DSMS*

<span id="page-1-2"></span>There is extensive research on tackling the challenges in high-order CTDSM designs. The NTF sensitivity to the RC time constant variation causes the performance degradation and instability. Leaving the design margin for variation is a feasible solution, which essentially trades noise-shaping (NS) performance for better robustness [\[15\]](#page-10-2), [\[17\]](#page-10-3), [\[18\]](#page-10-4). An alternative solution is a corner-adaptive tuning circuit or off-chip calibration [\[1\]](#page-9-1). The loop-filter implementation is a determinant for the power efficiency. Gm-C and VCO integrators are proposed as a low-power alternative for the power-hungry feedback integrators [\[5\]](#page-9-2), [\[6\]](#page-9-3). However, their linearity is limited. To reduce the total delay of the multiple cascaded OTAs, higher power budget has to be assigned to meet the stringent OTA bandwidth requirement. OTA bandwidth requirements can be relaxed by the ELD over compensation  $[38]$ , but there are still four OTAs for a 4th-order DSM. One way to improve the power efficiency is to reduce the sheer number of OTAs. SAB has been studied and used in the CT DSM [\[18\]](#page-10-4), [\[19\]](#page-10-6), [\[21\]](#page-10-7). However, unsatisfactory loop-filter robustness still remains as an issue.

<span id="page-1-10"></span><span id="page-1-5"></span><span id="page-1-3"></span>Lowering the CT noise shaping order by adding the DT order can be a strategy to improve both the robustness and power efficiency. A CT front-end is applied to the DSM, followed by switched-capacitor-based filters [\[23\]](#page-10-8). The large sampling capacitor is avoided by using a first-order RC integrator. The precise positioning of poles and zeros in the NTF is guaranteed by the following third-order DT filter. However, the DT filter still needs OTA. Thus, the total number of OTAs in the DSM is unchanged. An effective way to incorporate the DT shaping order is to embed an NS quantizer into the DSM loop. Emerging passive NS-SARs are attractive because they are OTA-free, PVT robust, and energy efficient [\[39\]](#page-10-9), [\[41\]](#page-11-0). An RC integrator and a 2nd-order passive NS-SAR are proposed in [\[22\]](#page-10-10). Third-order shaping



<span id="page-1-1"></span>**FIGURE 1. Proposed hybrid DSM with SAB filter and passive NS-SAR quantizer.**

<span id="page-1-11"></span><span id="page-1-8"></span>is achieved by a single OTA. However, the passive NS-SAR input-referred noise cannot be sufficiently suppressed by the 1st-order CT filter. Even worse, the NS-SAR noise is amplified by four times because of the direct feedback ELDC, which will be discussed in Section [III.](#page-3-0) Therefore, the resolution is limited to 70-dB SNDR. The work of Xing et al. [\[40\]](#page-11-1) adopts a SAB-based filter as front-end and the 1st-order NS-SAR as the backend quantizer. However, the NS-SAR NTF is limited to the first order, and the current domain ELDC is more costly than charge-domain operations. A 1st-order NS-SAR is used with a 1st-order RC integrator in [\[39\]](#page-10-9). The high resolution relies on the 12-cycle NS-SAR. Nevertheless, the 12-cycle NS-SAR costs extra delay and area.

# *B. HYBRID DSM ARCHITECTURE*

<span id="page-1-9"></span><span id="page-1-4"></span>To address the high-order CT DSM design challenges mentioned above, we propose a 4th-order hybrid CT-DT DSM. Fig. [1](#page-1-1) shows the architecture of the proposed hybrid DSM with a 2nd-order CT SAB filter and a passive 2nd-order DT NS-SAR. The NS-SAR NTF coefficients are set by capacitor and transistor device ratios [\[22\]](#page-10-10). Therefore, the 2nd-order shaping from the passive NS-SAR is immune from PVT variations, which improves the robustness of the proposed 4th-order DSM. The extra thermal noise from the passive NS-SAR prevents it from achieving a high resolution as a standalone quantizer. In the proposed DSM, the high gain provided by the SAB filter suppresses the noise of the passive NS-SAR. Consequently, the power and area of the NS-SAR can be made very small. In the meantime, the 4th-order shaping is achieved by only one OTA. The power is saved from the elimination of multiple power-hungry OTAs and the bandwidth relaxation. Moreover, the ELDC is implemented in the charge domain with minimal circuitry and power overhead.

#### <span id="page-1-7"></span>*C. COEFFICIENT SENSITIVITY*

<span id="page-1-6"></span>Hybridizing the DT noise shaping and CT noise shaping can mitigate the issue of variation-sensitive poles and zeros in the pure CT DSM. We compare a conventional CT DSM structure and the proposed hybrid structure in Fig. [2.](#page-2-0) Both DSMs have an NTF with two optimized zeros and same outof-band gain. Assuming all the CT NS orders are determined by RC products, Fig. [2\(](#page-2-0)a) shows a conventional 4th-order CTDSM. Compared to the conventional design, Fig. [2\(](#page-2-0)b)

NTF =  $4<sup>th</sup>$ -order NTF<sub>cT</sub>



NTF =  $2<sup>nd</sup>$ -order NTF<sub>CT</sub> ×  $2<sup>nd</sup>$ -order NTF<sub>DT</sub>



**FIGURE 2. (a) Conventional 4th-order CT DSM. (b) Proposed 4th-order hybrid CT-DT DSM.**

<span id="page-2-0"></span>

<span id="page-2-1"></span>**FIGURE 3. Coefficient sensitivity comparison between a conventional and the proposed 4th-order hybrid CT-DT DSM.**

shows a structure with a nested NS quantizer. Since the NTF the of NS-quantizer is in the discrete domain, the poles and zeros are immune from PVT variations. The resulting compound NTF of DSM obtains more robustness. The sensitivity of the conventional and proposed DSM to the RC time constant variation is shown in Fig. [3.](#page-2-1)

It can be clearly seen that the conventional 4th-order CTDSMs are highly sensitive to RC time constant variations. It becomes unstable when the variation in the coefficients  $(1/RC)$  goes beyond  $+8\%$ . In the meantime, its SQNR drops significantly as the coefficients decreases. In contrast, the proposed DSM remains stable as long as the coefficients variation is less than  $+15\%$ , and the slope of the SQNR variation is also milder (e.g., SQNR >80 dB with  $-30\%$ coefficient variation). The improved robustness leads to the area and complexity reduction of the tuning circuits.

Fig. [4](#page-2-2) shows the simulated SQNRs of the CT-DT DSM versus process corners and the temperature variations, under



**FIGURE 4. Simulated SQNRs of the CT-DT DSM with temperature and process corner variations.**

<span id="page-2-2"></span>

<span id="page-2-3"></span>**FIGURE 5. Simulated SQNRs of the CT-DT DSM with supply voltage and process corner variations.**

the supply voltage of 1.2 V. It shows that the SQNRs are between 82 and 92 dB with the five process corners and the temperature range from  $-25$  $-25$  °C and 85 °C. Fig. 5 shows the simulated SQNRs of the CT-DT DSM versus process corners and supply voltage variations, under the temperature of 27 ◦C. It shows that the SQNRs are all above 81 dB across the process corners and the supply voltage range from 1.15 to 1.3 V.

#### *D. FINITE UGB EFFECTS*

The finite UGB of the OTA degrades the stability of the feedback loop. To investigate how the proposed DSM performs under different *BW*0, we incorporate the OTA UGB into our DSM modeling. The SAB transfer function is

<span id="page-2-4"></span>
$$
H(s) = \frac{k_1s + k_2}{s^2 + k_3s + w_p^2}
$$
 (1)

where  $\omega_p$ ,  $k_1$ ,  $k_2$ , and  $k_3$  are determined by the RC products. The transfer function has two conjugate complex poles at  $\omega_p$ .

We model the OTA as a single-pole system with a finite DC gain  $A_{DC}$  and a pole frequency  $\omega_0$ . Correspondingly, the UGB is  $A_{DC}\omega_0$ . In order to achieve an ideal SAB filter response,  $k_3$  is set to zero by choosing proper RC values. Therefore, the SAB transfer function with the finite OTA UGB becomes

$$
H'(s) = \frac{k_1s + k_2}{s^2 + w_p^2 + \left(\frac{s}{\text{UGB}} + \frac{1}{\text{Apc}}\right)\left(s^2 + k_1s + k_2 + w_p^2\right)}.
$$
\n(2)



<span id="page-3-1"></span>**FIGURE 6. Proposed hybrid CT-DT DSM SQNR with different OTA UGBs.**

Fig. [6](#page-3-1) shows the SQNR over different UGB of the single OTA. From 0.5*fs* to 1.5*fs*, the SQNR improvement is around 10 dB while there is only 2–3-dB improvement from 1.5*fs* to 5*fs*. Thus, 1.5*fs* is chosen as our OTA bandwidth. In contrast, a recent 4th-order CTDSM design with multiple OTAs requires  $3-4$   $f_s$  OTA bandwidth to make the loop stable [\[16\]](#page-10-11). The relaxation of the OTA bandwidth and the decreased number of OTAs result in significantly reduced power.

## <span id="page-3-2"></span><span id="page-3-0"></span>**III. PROPOSED ELD COMPENSATION SCHEME**

## *A. BRIEF REVIEW OF ELD COMPENSATION*

ELD is a key problem in the CT DSM design. Such delay is bound to degrade modulator stability and change NTF. ELDC techniques can be used to restore the loop stability and the desired NTF. However, the price for ELDC is high in high-order and high-speed CT DSM designs. The high cost consists of two parts. First, it adds the extra circuitry into the DSM. In the conventional designs, a direct feedback path around the quantizer dictates an extra DAC [\[1\]](#page-9-1). Second, the tuning of the filter coefficients is needed. To compensate for the delay, we have to increase the coefficients of lower-order paths in the loop filter. The required filter UGB is then increased. The OTA bandwidths have to be increased proportionally to maintain the desired filter response. Therefore, the ELDC incurs a significant increase in both circuitry complexity and power consumption. Prior works have dedicated significant efforts to address the high cost of ELDC. The direct feedback path can be embedded into the flash quantizer [\[38\]](#page-10-5). However, the feedback path complicates the flash quantizer design. If the quantizer is SAR, the feedback path implementation can be simplified because of the inherent CDAC [\[20\]](#page-10-12), [\[22\]](#page-10-10), [\[25\]](#page-10-13), [\[37\]](#page-10-14). However, the direct feedback path around the quantizer increases the loop-filter swing. The larger swing degrades the OTA linearity or even exceeds the power supply range. A dynamic range (DR) scaling has to be performed by changing the loop-filter and quantizer gain. With a reduced filter gain, the noise is amplified. A residual ELDC can avoid the large filter output swing by not feeding the signal component to the filter output [\[15\]](#page-10-2), [\[16\]](#page-10-11). However, they are implemented in the current domain. The ELDC is affected by the finite UGB of the OTA. Alternatively, the compensation can also be implemented in <span id="page-3-4"></span>the phase domain in a VCO-based design [\[36\]](#page-10-15). Nevertheless, it consumes almost a 1.5-fold power of the whole loop filter.

#### *B. PROPOSED CHARGE-DOMAIN ELD COMPENSATION*

We propose an efficient charge-domain ELDC shown in Fig. [7.](#page-4-1) The high efficiency stems from two reasons. First, the compensation is implemented by the small CDAC of NS-SAR. The passive capacitor-based ELDC adds no extra burden on the OTA. In the meantime, the additional circuitry on the CDAC is minimal. An extra feedback DAC is not needed. Second, it implements the residual ELDC by combining a feedforward and a feedback path. Therefore, no DR scaling is needed. The noise performance degradation is avoided. Fig.  $7(a)$  $7(a)$  shows the signal diagram of the ELDC. Fig. [7\(](#page-4-1)b) shows the detailed charge domain operations and Fig. [7\(](#page-4-1)c) shows the timing diagram. The feedback path and feedforward path are implemented by a sub-DAC, *C*ELDC. The feedback path output is fed into the bottom plate of C<sub>ELDC</sub>. The feedforward path output is sampled onto the top plate of C<sub>ELDC</sub>. Note the feedforward signal is also sampled onto the *C*SAR. This helps to reduce the SAB output swing further, leading to the linearity enhancement. The timing of the ELDC is as follows. During the sampling phase, the bottom plates of  $C_{\text{ELDC}}$  and  $C_{\text{SAR}}$ are connected to  $D[n - 1]$  and the inverse of the SAB output  $-V_L$ , respectively. Their top plates are both connected to the DSM input,  $V_{\text{IN}}$ . At the sampling frequency of 500 MHz, all sampling operations need to finish within 200 ps under 40-nm LP technology. Fortunately, they do not need to be absolutely accurate, as any sampling error is 2nd-order shaped by the front-end SAB. As the SAR conversion phase begins, their top plates are disconnected from  $V_{\text{IN}}$ . Shortly after that, the bottom plates of C<sub>ELDC</sub> and  $C_{\text{SAR}}$  are reset to  $V_{\text{cm}}$ . Consequently, both feedback and feedforward functions are implemented. Then, the SAR conversion is performed on *C*<sub>SAR</sub>. After the conversion, NS-SAR continues to perform passive integration, which is detailed in Fig. [11.](#page-6-0)

<span id="page-3-3"></span>It is worth noting that lowering the number of CT NS order can significantly save the power of ELDC. Compared with a 4th-order loop filter, a 2nd-order filter is easier to stabilize. To compensate for the same ELD, the UGB increase of the conventional 4th-order filter is significantly larger that of the 2nd-order SAB filter, as shown in Fig. [8.](#page-5-0) Assuming the loop filters are active RC filters, the filter transfer functions with higher UGBs need OTAs with higher bandwidths, leading to more power consumption. Note the frequency response plots in Fig. [8](#page-5-0) are normalized to *fs*. It is more challenging to push UGB even further at a higher *fs*. Consequently, DSMs of a higher *fs* benefit more from lower-order CT shaping because of the reduced ELD cost.

#### *C. FEEDFORWARD PATH AND STF*

In the high-order CTDSM with multiple OTAs, the full output swing is handled by the last integrator. The resulting



<span id="page-4-1"></span>**FIGURE 7. (a) Signal flow and schematic of proposed charge domain embedded ELDC. (b) Detailed structure of ELDC. (c) Timing diagram of ELDC operations on CDAC.**

distortion due to the large output swing is suppressed by the prior stage gain. However, SAB has an inferior linearity because the single OTA has to handle the full swing and provides less loop gain to suppress the distortion. The nonlinearity becomes an issue when the target resolution is high (SNDR >80 dB). In this work, the feedforward path with a gain of  $k_{\text{ELD}}$  and direct feedback DAC form a residual ELDC in Fig.  $9(a)$  $9(a)$ . We rearrange the signal diagram, as shown in Fig. [9\(](#page-5-1)b), to better analyze the STF. Besides the feedforward signal for ELDC purpose, the extra signal is fedforward to enhance the filter linearity. The feedforward component with a gain of  $k_{\text{FF}}$  and the residual ELDC component with a gain of *k*ELDC will modify the STF of the CT DSM. Since STF of the NS-SAR is unity, we only need to study the STF of second-order CT outer loop. We can further rearrange the signal flow model to separate the CT and DT transfer functions  $[1]$ . Fig.  $9(c)$  $9(c)$  shows the final signal diagram to derive the STF.

After the rearrangement, it can be easily shown that the STF is

$$
STF(s) = (LF1(s) + k_{FF}) \cdot NTF2 (esTs)
$$
 (3)

where  $LF_1(s)$  is the loop-filter transfer function with ELDC and NTF<sup>2</sup> is the corresponding 2nd-order NTF created by the outer CT loop. STF(*s*) from this mathematical modeling and circuit simulation results are shown in Fig. [10.](#page-5-2) The simulation results match well with the modeling, including the peaking and notch of our STF.  $LF_1(s)$  is low-pass. Since NTF<sub>2</sub> creates notches at multiples of sampling frequency, STF(*s*) maintains the anti-aliasing feature. The cost is a peaking of 10 dB due to the direct feedforward path.

#### <span id="page-4-0"></span>**IV. CIRCUIT IMPLEMENTATIONS**

#### *A. SYSTEM ARCHITECTURE*

Fig. [11](#page-6-0) shows the schematic of the entire DSM. The 2ndorder CT front-end is implemented by an SAB. To realize



<span id="page-5-0"></span>**FIGURE 8. (a) UGB increase of the conventional 4th-order filter after ELDC. (b) UGB increase of the SAB 2nd-order filter after ELDC.**

the desired biquad response, the OTA outputs are crosscoupled to its inputs via  $R_1$  and  $C_1$ . Negative feedback paths are formed by  $R_2$  and  $C_2$ .  $C_1$  and  $C_2$  are made by adjustable capacitor banks to further enhance the DSM stability against process variations. The passive NS-SAR achieves a 2nd-order NTF by capacitor merging and the multi-input comparator ratio. The OTA output and one-cycle delayed quantizer output are sampled onto the CDAC bottom plates. ADC input is sampled onto the CDAC top plates. *kT*/*C* noise and capacitor mismatch errors in the NS-SAR CDAC are significantly attenuated by the 2nd-order shaping provided by the SAB. Thus, capacitors in the CDAC can be made very small. The differential CDAC is used for both sampling and conversion. Each half is only 30 fF. The small CDAC facilitates the high-speed operations in the NS-SAR, including signal sampling, SAR conversion, and capacitor-mergingbased residue integration. The power that CDAC draws from the reference is only 0.04 mW, which is 1% of the total ADC power.

## *B. SAB DESIGN*

The coefficients of [\(1\)](#page-2-4) are determined by several RC products. The detailed equations can be found in the Appendix. The formula of  $C_1$  is derived from the condition  $k_3 = 0$ . Arbitrary combinations of a second-order and a first-order path can be achieved. However, there is a lack of a zeroorder path in the SAB filter transfer function. The zero-order path has to be implemented by other circuitry in the CT DSM. The input resistor  $R_{\text{IN}}$  is 1 k $\Omega$ ,  $R_1$  is 2.7 k $\Omega$ , and



**FIGURE 9. (a) Original CT DSM model. (b) Equivalent residual ELDC model. (c) Rearranged model to separate CT and DT domain.**

<span id="page-5-1"></span>

<span id="page-5-2"></span>**FIGURE 10. STF curve of mathematical modeling and circuit simulation results.**

 $R_2$  is 49 k $\Omega$ . The capacitors  $C_1$  is 1.55 pF and  $C_2$  is 1.48 pF.

The single OTA is a key circuit block in our DSM design. Thanks to the system design of the proposed DSM, the tight BW requirement is significantly relaxed to only 1.5*fs*. Therefore, a simple two-stage feedforward compensated OTA is adopted in the SAB filter. Fig. [12](#page-6-1) shows the OTA schematic. The cascade of *M*1−<sup>4</sup> and *M*<sup>8</sup> provides a slow but high dc gain path. *M*<sup>7</sup> creates a fast feedforward path between the input and the output to stabilize the OTA. The input commonmode voltage of second stage is determined by the output common-mode voltage of the first stage. Therefore, the current



<span id="page-6-0"></span>**FIGURE 11. Schematic and timing diagram of proposed hybrid DSM.**

of the second stage tracks that of the first stage under PVT variations. The constant current ratio leads to a constant *gm* ratio between the first and second stage, hence a high stability. The first stage adopts the current reuse technique in [\[35\]](#page-10-16), which nearly doubles the  $g_m/I_d$ . The first stage CMFB loop is implemented by an output resistor divider. The second stage CMFB includes an extra error amplifier. Overall, this OTA consumes 2 mW under the 1.2-V power supply, which takes 54% of the total power.

## *C. 2ND-ORDER NS-SAR DESIGN*

The passive NS-SAR is an emerging quantizer architecture. It can achieve a high resolution by the noise shaping capability while inheriting the high power efficiency from the SAR architecture. They leverage the charge sharing between capacitors to implement the integration. The passive NS-SAR variants have different ways to implement the gain block. Two methods are capacitor stacking [\[30\]](#page-10-17), [\[31\]](#page-10-18) and multi-input comparator [\[22\]](#page-10-10), [\[41\]](#page-11-0). Capacitor-stacking helps to reduce the comparator noise [\[30\]](#page-10-17), [\[31\]](#page-10-18). However, those NS-SARs have only 1st-order noise shaping. Therefore, we choose multi-input comparator-based NS-SARs, which achieves 2nd-order noise shaping and avoids adding circuit complexity.

Fig. [11](#page-6-0) shows the architecture of NS-SAR. In our design, 4-bit conversion is finished during φ*clkc*, followed by two

<span id="page-6-3"></span>

<span id="page-6-2"></span><span id="page-6-1"></span>**FIGURE 12. Two-stage feedforward-compensated OTA design.**

integration phases  $\phi_{int}(0)$  and  $\phi_{int}(1)$ . The 1st integration phase  $\phi_{int}(0)$  is merged with the SAR LSB conversion. Therefore, only the 2nd integration phase  $\phi_{int}$  \takes the extra time [\[22\]](#page-10-10). Overall, the timing budget of this 4-b NS-SAR is equivalent to that of the standard 5-b SAR, but



**FIGURE 13. Comparator design.**

<span id="page-7-0"></span>

<span id="page-7-1"></span>**FIGURE 14. Schematic of the RDAC unit cell.**

can provide an effective 8-b resolution at the OSR of 20 thanks to its 2nd-order noise shaping.

The robust passive gains are crucial to the NS-SAR NTF, which are determined by relative gain ratios of the comparator input transistor [\[22\]](#page-10-10). The ratios depend on the transistor dimensions to the first order. Still, they are affected by the common-mode input voltage  $V_{\text{cm}}$  variations in the bi-directional DAC switching [\[22\]](#page-10-10). To minimize the  $V_{\text{cm}}$ variation during the SAR conversion,  $V_{\text{cm}}$  switching of  $[9]$ is used in our NS-SAR. The comparator schematic is shown in Fig. [13.](#page-7-0) The width ratios of the three input pairs are set to 1:3:12. Input pairs sense the differential inputs and determine the relative gains. The two inverters connecting to *Vo*1*b*<sup>−</sup> and *Vo*1*b*<sup>+</sup> act as dynamic amplifiers and provide extra gain. Since the inverter outputs *Vo*1*b*<sup>−</sup> and



**FIGURE 15. Die micrograph.**

<span id="page-7-2"></span>

<span id="page-7-3"></span>**FIGURE 16. Measured single-tone spectrum (a) before and (b) after calibration.**

<span id="page-7-4"></span> $V_0$ <sub>1*b*+</sub> are both clock and input signals to the latch, the next stage can only be triggered by the previous stage outputs. The sequential operations guarantee a consistent preamplification gain; hence, a robust noise performance against variations.

# *D. RDAC*

Compared to the current source DAC, RDAC is chosen because of better noise and linearity performance. Fig. [14](#page-7-1)



<span id="page-8-1"></span>**FIGURE 17. Measured two-tone spectrum.**



<span id="page-8-2"></span>**FIGURE 18. Measured SNDR/SNR versus different input amplitudes.**

shows the schematic of a unit cell of the 4-bit feedback DAC. D is the digital input and DACP(N) are analog outputs. The retiming latch consists of a pair of crosscoupled inverters and access transistors. For simplicity, DEM is not used. The off-chip foreground digital calibration is applied to this prototype ADC to address nonlinearities. Static error and intersymbol interference (ISI) are calibrated together. To correct ISI errors, we need four extra tuning coefficients [\[2\]](#page-9-4). During the calibration, the sinusoidal test signal has to excite all the bits. The least-square regression is used to find the optimal element weights which yield the lowest distortion [\[3\]](#page-9-5), [\[26\]](#page-10-20). We freeze the optimal set of weights and apply it to subsequent measurements.

## <span id="page-8-5"></span><span id="page-8-0"></span>**V. MEASUREMENT RESULTS**

A prototype of the proposed 4th-order hybrid CT-DT DSM is fabricated in a 40-nm LP CMOS process. Fig. [15](#page-7-2) shows the die photograph. The active area is  $0.057$  mm<sup>2</sup>. The SAB filter occupies the largest area of  $0.035$  mm<sup>2</sup>. The quantizer is  $0.0078$  mm<sup>2</sup> and RDAC is  $0.0065$  mm<sup>2</sup>.

Fig. [16](#page-7-3) shows the measured output spectrum with a 3-MHz input signal, showing 4th-order shaping. With the bandwidth of 12.5 MHz, this DSM achieves SNDR, SNR,



**FIGURE 19. Proposed DSM power breakdown.**

<span id="page-8-3"></span>

<span id="page-8-4"></span>**FIGURE 20. Proposed DSM noise breakdown.**

and SFDR of 80.9, 81.7, and 89.3 dB, respectively. The RDAC mismatch is addressed by an off-chip calibration. The two-tone test in Fig. [17](#page-8-1) shows the IMD3 of −81.3 dB. Fig. [18](#page-8-2) shows the measured SNDR and SNR versus the input amplitude. The DR is 82.2 dB.

<span id="page-8-7"></span><span id="page-8-6"></span>The prototype CT-DT DSM consumes 3.7 mW of power with a 1.2-V supply. The sampling frequency is 500 MHz. The OTA consumes the largest portion of total power, which is 2 mW. NS-SAR consumes 0.85-mW power. RDAC consumes 0.52 mW. The digital circuit power is 0.33 mW. The measured power breakdown is shown in Fig. [19.](#page-8-3) The calculated in-band input-referred noise breakdown is shown in Fig. [20.](#page-8-4) The total in-band noise is 2.89 nV<sup>2</sup>. The input resistor and the RDAC contribute in total 25% of noise. The noise contributions of OTA, quantization error, kT/C, and comparator take up 38%, 31%, 0.5%, and 2%, respectively. Table [1](#page-9-6) summarizes the measurement results and compares them with the state-of-the-art single-loop CTDSMs. There are also other multiloop designs that achieve competitive FoMs [\[43\]](#page-11-2), but we focus on single-loop design tradeoffs here. Compared to the prior works, our work achieves the highest SNDR of 80.9 dB. This work is the only 4th-order

<span id="page-9-6"></span>

	ISSCC-13	ISSCC-17	ISSCC-19	<b>VLSI-18</b>	<b>VLSI-19</b>	<b>VLSI-20</b>	<b>JSSC 21</b>	<b>This</b>
	Shu [38]	Kim $[42]$	Lo $[39]$	Liu [22]	Weng [27]	Xing [40]	Baluni [24]	work
Order	$\overline{4}$	$\overline{4}$	$\overline{2}$	3	3	$\overline{3}$	4	$\overline{\mathbf{4}}$
$\#$ OTA	4	$\mathbf{2}$	$\mathbf{1}$	$\mathbf{1}$	3	$\mathbf{1}$	4	$\mathbf{1}$
Quantizer	Flash	<b>DNSQ</b>	1st-order	2nd-order	1st-order	1st-order	$1-bit$	2nd-order
			NS-SAR	NS-SAR	NS-SAR	NS-SAR	Quantizer	<b>NS-SAR</b>
Process [nm]	28	130	$\tau$	40	12	28	65	40
$Fs$ [MHz]	640	640	400	500	832	1500	2560	500
BW [MHz]	18	15	25	12.5	30	50	20	12.5
Area $\text{[mm}^2$ ]	0.08	0.17	0.056	0.029	0.058	0.024	0.37	0.057
Power [mW]	3.9	11.4	3.8	1.16	3.2	10.4	11.3	3.7
DR[dB]	78.1	82.9	79.4	73	74.5	80.6	85	82.2
$SNDR$ [dB]	73.6	80.4	74	70.4	71.4	74.4	82.1	80.9
FoMs* $[dB]$	170.2	171.6	172.2	170.7	171	171.2	174.1	176.1

**TABLE 1. Comparison with the state-of-the-art single-loop CT DSMs.**

\* FoMs = SNDR +  $10log_{10}$ (BW/Power).

DSM with a single OTA. Owing to the reduced number of OTAs and charge domain ELDC, our high-order DSM also achieves the best Schreier FoM of 176.1 dB. Overall, this article presents a compact, high-resolution, and energy-efficient DSM.

# <span id="page-9-0"></span>**VI. CONCLUSION**

This article presented a 4th-order hybrid DSM with a CT SAB-based 2nd-order loop filter and a passive 2nd-order passive NS-SAR. It combines the merits of a CTDSM (antialiasing filtering and relaxed OTA settling) and DTDSM (PVT robustness and accurate NTF). The robustness against PVT variations was improved. The multiple cascaded OTAs are reduced to a single OTA to achieve 4th-order shaping. Moreover, the ELDC and the input feedforward path were implemented in the charge domain. Therefore, the power efficiency and area consumption were improved. The proposed CT-DT DSM was well suited for applications demanding low power, low design complexity, and high robustness.

# **APPENDIX**

In our work, the coefficients in [\(1\)](#page-2-4) are

$$
\begin{cases}\nk_1 = \frac{1}{R_{\text{IN}}C_2} \\
k_2 = \frac{1}{R_{\text{IN}}R_1C_1C_2} \\
k_3 = \frac{1}{R_1C_1} + \frac{1}{R_2C_2} - \frac{1}{R_1C_2} \\
w_P^2 = \frac{1}{R_1R_2C_1C_2}.\n\end{cases} (4)
$$

Assuming  $R_{\text{IN}}$  is bounded by thermal noise constraints, the resulting component values are

$$
\begin{cases}\nR_2 = \frac{k_2}{\omega_p^2} R_{\text{IN}} \\
R_1 = \frac{R_2}{1 + \left(\frac{k_2}{k_1}\right)^2 \frac{1}{\omega_0^2}} \\
C_1 = \frac{k_1}{k_2 R_1} \\
C_2 = \frac{\left(\frac{k_2}{k_1}\right)^2}{\left(\frac{k_2}{k_1}\right)^2 + \omega_p^2} C_1.\n\end{cases} \tag{5}
$$

# **REFERENCES**

- <span id="page-9-1"></span>[\[1\]](#page-1-2) S. Pavan, R. Schreier, and G. C. Temes, *Understanding Delta-Sigma Data Converters*. Hoboken, NJ, USA: Wiley, 2017, pp. 320–328.
- <span id="page-9-4"></span>[\[2\]](#page-8-5) A. Sanyal, L. Chen, and N. Sun, "Dynamic element matching with signal-independent element transition rates for multibit  $\Delta\Sigma$  modulators," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 5, pp. 1325–1334, May 2015.
- <span id="page-9-5"></span>[\[3\]](#page-8-6) S.-W. M. Chen and R. W. Brodersen, "A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2669–2680, Dec. 2006.
- [4] X. Tang et al., "An energy-efficient comparator with dynamic floating inverter amplifier," *IEEE J. Solid-State Circuits*, vol. 55, no. 4, pp. 1011–1022, Apr. 2020.
- <span id="page-9-2"></span>[\[5\]](#page-1-3) A. Mukherjee et al., "A 74.5-dB dynamic range 10-MHz BW CT-  $\Delta\Sigma$  ADC with distributed-input VCO and embedded capacitive- $\pi$ network in 40-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 56, no. 2, pp. 476–487, Feb. 2021, doi: [10.1109/JSSC.2020.3012623.](http://dx.doi.org/10.1109/JSSC.2020.3012623)
- <span id="page-9-3"></span>[\[6\]](#page-1-3) S. Li, A. Mukherjee, and N. Sun, "A 174.3-dB FoM VCObased CT  $\Delta\Sigma$  modulator with a fully-digital phase extended quantizer and tri-level resistor DAC in 130-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 52, no. 7, pp. 1940–1952, Jul. 2017, doi: [10.1109/JSSC.2017.2693244.](http://dx.doi.org/10.1109/JSSC.2017.2693244)
- [7] H. Chae, J. Jeong, G. Manganaro, and M. P. Flynn, "A 12 mW low power continuous-time bandpass  $\Delta \Sigma$  modulator with 58 dB SNDR and 24 MHz bandwidth at 200 MHz IF," *IEEE J. Solid-State Circuits*, vol. 49, no. 2, pp. 405–415, Feb. 2014, doi: [10.1109/JSSC.2013.2291713.](http://dx.doi.org/10.1109/JSSC.2013.2291713)
- <span id="page-10-0"></span>[\[8\]](#page-0-0) R. Schreier and B. Zhang, "Delta-sigma modulators employing continuous-time circuitry," *IEEE Trans. Circuits Syst. I, Fund. Theory Appl.*, vol. 43, no. 4, pp. 324–332, Apr. 1996, doi: [10.1109/81.488811.](http://dx.doi.org/10.1109/81.488811)
- <span id="page-10-19"></span>[\[9\]](#page-7-4) Y. Zhu et al., "A 10-bit 100-MS/s reference-free SAR ADC in 90 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 45, no. 6, pp. 1111–1121, Jun. 2010, doi: [10.1109/JSSC.2010.2048498.](http://dx.doi.org/10.1109/JSSC.2010.2048498)
- [10] L. Chen, K. Ragab, X. Tang, J. Song, A. Sanyal, and N. Sun, "A 0.95-mW 6-b 700-MS/s single-channel loop-unrolled SAR ADC in 40-nm CMOS," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 64, no. 3, pp. 244–248, Mar. 2017, doi: [10.1109/TCSII.2016.2559513.](http://dx.doi.org/10.1109/TCSII.2016.2559513)
- [11] A. Sanyal and N. Sun, "An energy-efficient low frequencydependence switching technique for SAR ADCs," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 61, no. 5, pp. 294–298, May 2014, doi: [10.1109/TCSII.2014.2304890.](http://dx.doi.org/10.1109/TCSII.2014.2304890)
- [12] Y. Yoon and N. Sun, "A 6-bit 0.81-mW 700-MS/s SAR ADC with sparkle-code correction, resolution enhancement, and background window width calibration," *IEEE J. Solid-State Circuits*, vol. 53, no. 3, pp. 789–798, Mar. 2018, doi: [10.1109/JSSC.2017.2768404.](http://dx.doi.org/10.1109/JSSC.2017.2768404)
- [13] L. J. Breems, R. Rutten, R. H. M. van Veldhoven, and G. van der Weide, "A 56 mW continuous-time quadrature cascaded  $\Sigma \Delta$  modulator with 77 dB DR in a near zero-IF 20 MHz band," *IEEE J. Solid-State Circuits*, vol. 42, no. 12, pp. 2696–2705, Dec. 2007, doi: [10.1109/JSSC.2007.908765.](http://dx.doi.org/10.1109/JSSC.2007.908765)
- [14] X. Tang et al., "A 13.5-ENOB,  $107-\mu$ W noise-shaping SAR ADC with PVT-robust closed-loop dynamic amplifier," *IEEE J. Solid-State Circuits*, vol. 55, no. 12, pp. 3248–3259, Dec. 2020, doi: [10.1109/JSSC.2020.3020194.](http://dx.doi.org/10.1109/JSSC.2020.3020194)
- <span id="page-10-2"></span>[\[15\]](#page-1-4) C.-Y. Ho, C. Liu, C.-L. Lo, H.-C. Tsai, T.-C. Wang, and Y.-H. Lin, "A 4.5 mW CT self-coupled  $\Delta \Sigma$  modulator with 2.2 MHz BW and 90.4 dB SNDR using residual ELD compensation," *IEEE J. Solid-State Circuits*, vol. 50, no. 12, pp. 2870–2879, Dec. 2015, doi: [10.1109/JSSC.2015.2475160.](http://dx.doi.org/10.1109/JSSC.2015.2475160)
- <span id="page-10-11"></span>[\[16\]](#page-3-2) W. Wang, C.-H. Chan, Y. Zhu, and R. P. Martins, "A 100-MHz BW 72.6-dB-SNDR CT  $\Delta \Sigma$  modulator utilizing preliminary sampling and quantization," *IEEE J. Solid-State Circuits*, vol. 55, no. 6, pp. 1588–1598, Jun. 2020, doi: [10.1109/JSSC.2020.2978384.](http://dx.doi.org/10.1109/JSSC.2020.2978384)
- <span id="page-10-3"></span>[\[17\]](#page-1-4) B. De Vuyst, P. Rombouts, and G. Gielen, "A rigorous approach to the robust design of continuous-time  $\Sigma \Delta$  modulators," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 58, no. 12, pp. 2829–2837, Dec. 2011, doi: [10.1109/TCSI.2011.2158702.](http://dx.doi.org/10.1109/TCSI.2011.2158702)
- <span id="page-10-4"></span>[\[18\]](#page-1-4) C. De Berti, P. Malcovati, L. Crespi, and A. Baschirotto, "A 106dB A-weighted DR low-power continuous-time  $\Sigma \Delta$  modulator for MEMS microphones," *IEEE J. Solid-State Circuits*, vol. 51, no. 7, pp. 1607–1618, Jul. 2016, doi: [10.1109/JSSC.2016.2540811.](http://dx.doi.org/10.1109/JSSC.2016.2540811)
- <span id="page-10-6"></span>[\[19\]](#page-1-5) W. Wang, Y. Zhu, C. Chan, and R. P. Martins, "A 5.35-mW 10-MHz single-opamp third-order CT  $\Delta \Sigma$  modulator with CTC amplifier and adaptive latch DAC driver in 65-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 53, no. 10, pp. 2783–2794, Oct. 2018, doi: [10.1109/JSSC.2018.2852326.](http://dx.doi.org/10.1109/JSSC.2018.2852326)
- <span id="page-10-12"></span>[\[20\]](#page-3-3) B. Wu, S. Zhu, B. Xu, and Y. Chiu, "A 24.7 mW 65 nm CMOS SAR-assisted CT  $\Delta \Sigma$  modulator with second-order noise coupling achieving 45 MHz bandwidth and 75.3 dB SNDR," *IEEE J. Solid-State Circuits*, vol. 51, no. 12, pp. 2893–2905, Dec. 2016, doi: [10.1109/JSSC.2016.2594953.](http://dx.doi.org/10.1109/JSSC.2016.2594953)
- <span id="page-10-7"></span>[\[21\]](#page-1-5) R. Zanbaghi, P. K. Hanumolu, and T. S. Fiez, "An 80-dB DR, 7.2-MHz bandwidth single opamp biquad based CT  $\Delta\Sigma$  modulator dissipating 13.7-mW," *IEEE J. Solid-State Circuits*, vol. 48, no. 2, pp. 487–501, Feb. 2013, doi: [10.1109/JSSC.2012.2221194.](http://dx.doi.org/10.1109/JSSC.2012.2221194)
- <span id="page-10-10"></span>[\[22\]](#page-1-6) J. Liu, S. Li, W. Guo, G. Wen, and N. Sun, "A 0.029-mm<sup>2</sup> 17-fJ/conversion-step third-order CT  $\Delta \Sigma$  ADC with a single OTA and second-order noise-shaping SAR quantizer," *IEEE J. Solid-State Circuits*, vol. 54, no. 2, pp. 428–440, Feb. 2019, doi: [10.1109/JSSC.2018.2879955.](http://dx.doi.org/10.1109/JSSC.2018.2879955)
- <span id="page-10-8"></span>[\[23\]](#page-1-7) B. P. Del Signore, D. A. Kerth, N. S. Sooch, and E. J. Swanson, "A monolithic 2-b delta-sigma A/D converter," *IEEE J. Solid-State Circuits*, vol. 25, no. 6, pp. 1311–1317, Dec. 1990, doi: [10.1109/4.62174.](http://dx.doi.org/10.1109/4.62174)
- [24] A. Baluni and S. Pavan, "Analysis and design of a 20-MHz bandwidth continuous-time delta-sigma modulator with timeinterleaved virtual-ground-switched FIR feedback," *IEEE J. Solid-State Circuits*, vol. 56, no. 3, pp. 729–738, Mar. 2021, doi: [10.1109/JSSC.2020.3025573.](http://dx.doi.org/10.1109/JSSC.2020.3025573)
- <span id="page-10-13"></span>[\[25\]](#page-3-3) M. Zhou et al., "A 2 GHz 0.98 mW 4-bit SAR-based quantizer with ELD compensation in an UWB CT  $\Sigma \Delta$  modulator," in *Proc. IEEE Int. Symp. Circuits Syst. (ISCAS)*, 2018, pp. 1–5.
- <span id="page-10-20"></span>[\[26\]](#page-8-6) H. Garvik, C. Wulff, and T. Ytterdal, "An 11.0 bit ENOB, 9.8 fJ/conv.-step noise-shaping SAR ADC calibrated by least squares estimation," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, 2017, pp. 1–4.
- [27] C.-H. Weng, T.-A. Wei, H.-Y. Hsieh, S.-H. Wu, and T.-Y. Wang, "A 71. 4dB SNDR 30MHz BW continuous-time delta-sigma modulator using a time-interleaved noise-shaping quantizer in 12-nm CMOS," in *Proc. Symp. VLSI Circuits*, 2019, pp. C228–C229.
- <span id="page-10-1"></span>[\[28\]](#page-1-8) W. Shi et al., "10.4 A 3.7 mW 12.5 MHz 81dB-SNDR 4th-order CTDSM with single-OTA and 2nd-order NS-SAR, in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2021, pp. 170–172.
- [29] X. Tang, X. Yang, J. Liu, W. Shi, D. Z. Pan, and N. Sun, "A 0.4-to-40MS/s 75.7 dB-SNDR fully dynamic event-driven pipelined ADC with 3-stage cascoded floating inverter amplifier," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2021, pp. 376–378.
- <span id="page-10-17"></span>[\[30\]](#page-6-2) J. Liu, X. Wang, Z. Gao, M. Zhan, X. Tang, and N. Sun, "9.3 A 40kHz-BW 90dB-SNDR noise-shaping SAR with  $4 \times$ passive gain and 2nd-order mismatch error shaping," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2020, pp. 158–160, doi: [10.1109/ISSCC19947.2020.9063159.](http://dx.doi.org/10.1109/ISSCC19947.2020.9063159)
- <span id="page-10-18"></span>[\[31\]](#page-6-2) Y.-Z. Lin, C.-Y. Lin, S.-C. Tsou, C.-H. Tsai, and C.-H. Lu, "20.2 A 40MHz-BW 320MS/s passive noise-shaping SAR ADC with passive signal-residue summation in 14nm FinFET," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2019, pp. 330–332, doi: [10.1109/ISSCC.2019.8662299.](http://dx.doi.org/10.1109/ISSCC.2019.8662299)
- [32] S. Zeller, C. Muenker, and R. Weigel, "A X-coupled differential singleopamp resonator for low power continuous time  $\Sigma \Delta$ -ADCs," in *Proc. 7th Conf. Ph.D. Res. Microelectron. Electron.*, 2011, pp. 233–236, doi: [10.1109/PRIME.2011.5966276.](http://dx.doi.org/10.1109/PRIME.2011.5966276)
- [33] M. Miyahara, Y. Asada, D. Paik, and A. Matsuzawa, "A low-noise self-calibrating dynamic comparator for high-speed ADCs," in *Proc. IEEE Asian Solid-State Circuits Conf. (ASSCC)*, 2008, pp. 269–272, doi: [10.1109/ASSCC.2008.4708780.](http://dx.doi.org/10.1109/ASSCC.2008.4708780)
- [34] D. Schinkel, E. Mensink, E. Klumperink, E. van Tuijl, and B. Nauta, "A double-tail latch-type voltage sense amplifier with 18ps setup+hold time," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, 2007, pp. 314–605, doi: [10.1109/ISSCC.2007.373420.](http://dx.doi.org/10.1109/ISSCC.2007.373420)
- <span id="page-10-16"></span>[\[35\]](#page-6-3) S. Song et al., "A 430nW 64nV/vHz current-reuse telescopic amplifier for neural recording applications," in *Proc. IEEE Biomed. Circuits Syst. Conf. (BioCAS)*, 2013, pp. 322–325, doi: [10.1109/BioCAS.2013.6679704.](http://dx.doi.org/10.1109/BioCAS.2013.6679704)
- <span id="page-10-15"></span>[\[36\]](#page-3-4) S.-J. Huang, N. Egan, D. Kesharwani, F. Opteynde, and M. Ashburn, "28.3 A 125MHz-BW 71.9dB-SNDR VCO-based CT  $\Delta\Sigma$  ADC with segmented phase-domain ELD compensation in 16nm CMOS," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2017, pp. 470–471, doi: [10.1109/ISSCC.2017.7870465.](http://dx.doi.org/10.1109/ISSCC.2017.7870465)
- <span id="page-10-14"></span>[\[37\]](#page-3-3) G. Wei, P. Shettigar, F. Su, X. Yu, and T. Kwan, "A 13-ENOB, 5 MHz BW, 3.16 mW multi-bit continuous-time  $\Delta \Sigma$  ADC in 28 nm CMOS with excess-loop-delay compensation embedded in SAR quantizer," in *Proc. Symp. VLSI Circuits (VLSI Circuits)*, 2015, pp. C292–C293, doi: [10.1109/VLSIC.2015.7231295.](http://dx.doi.org/10.1109/VLSIC.2015.7231295)
- <span id="page-10-5"></span>[\[38\]](#page-1-9) Y. Shu, J. Tsai, P. Chen, T. Lo, and P. Chiu, "A 28fJ/convstep CT  $\Delta\Sigma$  modulator with 78dB DR and 18MHz BW in 28nm CMOS using a highly digital multibit quantizer," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, 2013, pp. 268–269, doi: [10.1109/ISSCC.2013.6487729.](http://dx.doi.org/10.1109/ISSCC.2013.6487729)
- <span id="page-10-9"></span>[\[39\]](#page-1-10) T.-Y. Lo, C.-H. Weng, H.-Y. Hsieh, Y.-S. Shu, and P.-C. Chiu, "20.4 An 8 ×- OSR 25MHz-BW 79.4dB/74dB DR/SNDR CT  $\Delta\Sigma$  modulator using 7b linearized segmented DACs with digital noise-coupling-compensation filter in 7nm FinFET CMOS," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2019, pp. 334–336, doi: [10.1109/ISSCC.2019.8662371.](http://dx.doi.org/10.1109/ISSCC.2019.8662371)
- <span id="page-11-1"></span>[\[40\]](#page-1-11) K. Xing, W. Wang, Y. Zhu, C.-H. Chan, and R. P. Martins, "A 10.4mW 50MHz-BW 80dB-DR single-opamp thirdorder CTSDM with SAB-ELD-merged integrator and 3-stage opamp," in *Proc. IEEE Symp. VLSI Circuits*, 2020, pp. 1–2, doi: [10.1109/VLSICircuits18222.2020.9162797.](http://dx.doi.org/10.1109/VLSICircuits18222.2020.9162797)
- <span id="page-11-0"></span>[\[41\]](#page-1-10) W. Guo and N. Sun, "A 12b-ENOB  $61\mu$ W noise-shaping SAR ADC with a passive integrator," in *Proc. 42nd Eur. Solid-State Circuits Conf.*, 2016, pp. 405–408, doi: [10.1109/ESSCIRC.2016.7598327.](http://dx.doi.org/10.1109/ESSCIRC.2016.7598327)
- [42] T. Kim, C. Han, and N. Maghari, "28.2 An 11.4mW 80.4dB-SNDR 15MHz-BW CT delta-sigma modulator using 6b double-noise-shaped quantizer," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2017, pp. 468–469, doi: [10.1109/ISSCC.2017.7870464.](http://dx.doi.org/10.1109/ISSCC.2017.7870464)
- <span id="page-11-2"></span>[\[43\]](#page-8-7) P. Cenci et al., "A 3.2mW SAR-assisted CT  $\Delta\Sigma$  ADC with 77.5dB SNDR and 40MHz BW in 28nm CMOS," in *Proc. Symp. VLSI Circuits*, 2019, pp. C230–C231, doi: [10.23919/VLSIC.2019.8778176.](http://dx.doi.org/10.23919/VLSIC.2019.8778176)



**WEI SHI** (Member, IEEE) received the B.S. degree in electrical and information engineering from Zhejiang University, Hangzhou, China, in 2017, and the Ph.D. degree from the Electrical and Computer Engineering Department, The University of Texas at Austin, Austin, TX, USA, in 2022.

He is currently a Research Scientist with Meta, Menlo Park, CA, USA. His research interests include high-performance CT-DSMs, machine-learning-based design automation, and opensourced hardware.

Dr. Shi is a recipient of the Texas Instruments Outstanding Student Designer Award in 2017, the IEEE ISSCC Analog Devices Inc., Outstanding Student Designer Award in 2019, and the 2020–2021 IEEE SSCS Predoctoral Achievement Award.



**JIAXIN LIU** (Member, IEEE) received the B.S. degree from Shandong University, Jinan, China, in 2010, and the M.S. and Ph.D. degrees from the University of Electronic Science and Technology of China, Chengdu, China, in 2013 and 2018, respectively.

He was a Visiting Ph.D. Student with the Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA, from 2015 to 2017. He was a Postdoctoral Research Fellow with the Department

of Electrical Engineering, Tsinghua University, Beijing, China, from 2019 to 2021. He is currently a Professor with the Institute of Integrated Circuits and Systems, University of Electronic Science and Technology of China. His research interests are on analog and mixed-signal-integrated circuits, with a special focus on the design of analog-to-digital converters.



**ABHISHEK MUKHERJEE** (Member, IEEE) received the bachelor's degree (Hons.) in electrical and electronics engineering from the Birla Institute of Technology and Science, Pilani, India, in 2013, and the Ph.D. degree from The University of Texas at Austin, Austin, TX, USA, in 2020.

He was employed full-time as an Electrical Design Engineer with Cypress Semiconductor, Bengaluru, India, from 2013 to 2014. In the summers of 2016 and 2017, he worked as an

Analog Design Intern with TSMC, Austin, where he was involved in the design of high-speed pipelined and continuous-time delta–sigma analog-to-digital converters (ADCs). He is currently working as an Analog Design Engineer with Cirrus Logic, Austin. His research interests are in the broad area of analog and mixed-signal IC design, with a specific focus on high-sampling-rate continuous-time delta–sigma ADCs.



**XIANGXING YANG** (Member, IEEE) received the B.S. degree in electronics engineering from the University of Electronic Science and Technology of China, Chengdu, China, in 2016, and the M.S. and Ph.D. degrees from the Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA, in 2021 and 2022, respectively.

He is currently with pSemi Corporation, Austin. His research interests include analog and mixedsignal circuit design for edge computing.



**XIYUAN TANG** (Member, IEEE) received the B.Sc. degree (Hons.) from the School of Microelectronics, Shanghai Jiao Tong University, Shanghai, China, in 2012, and the M.S. and Ph.D. degrees in electrical engineering from The University of Texas at Austin, Austin, TX, USA, in 2014 and 2019, respectively.

He is currently an Assistant Professor with Peking University, Beijing, China. He was a Design Engineer with Silicon Laboratories, Austin, from 2014 to 2017, where he was involved in the

RF receiver design. He was a Postdoctoral Researcher with the University of Texas at Austin from 2019 to 2021. His research interests include digitally assisted data converters, low-power mixed-signal circuits, and analog data processing.



**LINXIAO SHEN** (Member, IEEE) received the B.S. degree from the School of Microelectronics, Fudan University, Shanghai, China, in 2014, and the Ph.D. degree from the Department of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA, in 2019.

He is currently an Assistant Professor with the School of Integrated Circuits, Peking University, Beijing, China. He was a Design Engineer with Silicon Laboratories, Austin, where he was involved in the analog circuits design, mainly

focusing on relaxation oscillators and high-speed synchronizer. His current research interests include analog mixed-signal and RF-integrated circuits, intelligent sensor interfaces, imaging systems, and analog circuit design automation.

Dr. Shen was the recipient of the IEEE Solid State Circuits Society Predoctoral Achievement Award in 2019, the UT Austin Cockrell School of Engineering Fellowship in 2019, the Samsung Fellowship in 2011, and the National Scholarship in 2012. He serves for the Technical Program Committee of the ACM/IEEE Design Automation Conference. He is an Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS. He serves as a Reviewer for numerous IEEE journals, including the IEEE JOURNAL OF SOLID-STATE CIRCUITS, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, and IEEE SENSORS JOURNAL.



**WENDA ZHAO** (Member, IEEE) received the B.S. degree from Peking University, Beijing, China, in 2016, and the M.S. and Ph.D. degrees from The University of Texas at Austin, Austin, TX, USA, in 2019 and 2020, respectively.

His research interests include power-efficient sensor readouts and data converters, ultralowpower compressive sensing techniques for IoT applications.

Dr. Zhao received the May Fourth Scholarship in 2015 and the Outstanding Undergraduate Thesis

Award in 2016 both from Peking University, and also the Analog Devices Outstanding Student Designer Award in 2018 and the IEEE SSCS Predoctoral Achievement Award from 2019 to 2020. He is a Reviewer of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS.



**NAN SUN** (Senior Member, IEEE) received the B.S. degree (Hons.) from the Department of Electronic Engineering, Tsinghua University, Beijing, China, in 2006, and the Ph.D. degree from the School of Engineering and Applied Sciences, Harvard University, Cambridge, MA, USA, in 2010.

He is currently a Professor with the Department of Electronic Engineering, Tsinghua University. He was an Assistant Professor and then a tenured Associate Professor with the Department

of Electrical and Computer Engineering, The University of Texas at Austin, Austin, TX, USA. He has published over 200 journal and conference papers, including 32 IEEE JOURNAL OF SOLID-STATE CIRCUITS and 50 ISSCC/VLSI/CICC papers. He has also written seven book chapters and held seven U.S. patents. As an Advisor or Co-Advisor, he has graduated 26 Ph.D. students, ten of whom are professors at top universities in the U.S. and China. His current research interests include analog, mixed-signal, and RF-integrated circuit design, analog circuit design automation, sensor interfaces, miniature spin resonance systems, and solid-state platforms to analyze biological systems for biotechnology and medicine.

Dr. Sun received the NSF Career Award in 2013 and the Inaugural IEEE Solid-State Circuits Society New Frontier Award in 2020. He was the holder of the AMD Endowed Development Chair, the Texas Instruments Jack Kilby Endowed Fellowship, the Temple Foundation Endowed Fellowship, and the Silicon Labs Endowed Fellowship. He has served as an Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS and *Journal of Semiconductor*, and a Guest Editor for the IEEE JOURNAL OF SOLID-STATE CIRCUITS. He serves for the technical program committees (TPC) of ISSCC, CICC, and ASSCC. He is currently a CICC TPC Co-Chair. He has also been serving as a TPC Chair and a Conference Chair for the ICAC Workshop since 2019. He was the Co-Chair for the IEEE Solid-State-Circuits Society and Circuits-and-Systems Society Joint Chapter in the Central Texas Section from 2011 to 2018, and won the Chapter of the Year Award in 2014. He serves as an IEEE Circuits-and-Systems Society Distinguished Lecturer from 2019 to 2021 and the IEEE Solid-State-Circuits Society Distinguished Lecturer from 2021 to 2022.