Received 15 October 2020; revised 11 November 2020; accepted 16 November 2020. Date of publication 24 November 2020; date of current version 15 January 2021. The review of this article was arranged by Associate Editor Yaxiao Qin.

Digital Object Identifier 10.1109/OJPEL.2020.3040036

Novel ZVS S-TCM Modulation of Three-Phase AC/DC Converters

MICHAEL HAIDER ¹, JON AZURZA ANDERSON ¹, SPASOJE MIRIĆ ¹, NEHA NAIN¹, GRAYSON ZULAUF, JOHANN W. KOLAR ¹, DEHONG XU ², AND GERALD DEBOY

Power Electronic Systems Laboratory (PES), ETH Zurich, 8092 Zurich, Switzerland
 Electrical Engineering, Zhejiang University, Hangzhou 310058, China
 Infineon Technologies Austria AG, Villach, 9500, Carinthia, Austria

CORRESPONDING AUTHOR: MICHAEL HAIDER (haider@lem.ee.ethz.ch)

ABSTRACT For three-phase AC-DC power conversion, the widely-used continuous current mode (CCM) modulation scheme results in relatively high semiconductor losses from hard-switching each device during half of the mains cycle. Triangular current mode (TCM) modulation, where the inductor current reverses polarity before turn-off, achieves zero-voltage-switching (ZVS) but at the expense of a wide switching frequency variation (15× for the three-phase design considered here), complicating filter design and compliance with EMI regulations. In this paper, we propose a new modulation scheme, sinusoidal triangular current mode (S-TCM), that achieves soft-switching, keeps the maximum switching frequency below the 150 kHz EMI regulatory band, and limits the switching frequency variation to only 3×. Under S-TCM, three specific modulation schemes are analyzed, and a loss-optimized weighting of the current bands across load is identified. The 2.2 kW S-TCM phase-leg hardware demonstrator achieves 99.7% semiconductor efficiency, with the semiconductor losses accurately analytically estimated within 10% (0.3 W). Relative to a CCM design, the required filter inductance is 6× lower, the inductor volume is 37% smaller, and the semiconductor losses are 55% smaller for a simultaneous improvement in power density and efficiency.

INDEX TERMS Three-phase electric power, inverters, rectifiers, DC-AC power converters, AC-DC power converters, power MOSFET, wide band gap semiconductors, silicon carbide, zero voltage switching, soft switching.

I. INTRODUCTION

AC-DC power conversion underpins modern electrical infrastructure, serving as the key conversion stage for ubiquitous and critical applications. For three-phase (3-Φ) converters, in particular, use cases include photovoltaic (PV) inverters to connect solar arrays to the grid and power-factor-correction (PFC) rectifiers, among many others with application-specific demands on cost, power density, and efficiency. For the modular kW-scale bridge legs considered here (see Table 1), applications include on-board electric vehicle chargers (e.g. for Level 2 charging at 6.6 kW), data center power supplies (typically built with modularity for use cases in the 6.6 kW to 10 kW range), and aircraft motor drives (with power levels as low as 750 W even in 3-Φ systems).

To achieve average sinusoidal currents on the AC side of these power converters, a standard half-bridge leg with an output filter (see Fig. 1(a)) is typically used. In grid-tied rectifiers and inverters, these sinusoidal average phase currents (i.e. $i_a(t) = \hat{i} \sin(\omega_{ac}t)$) are controlled to be in phase with the phase voltages that are shown in Fig. 1(b), and the output filter is required to meet harmonics and emission regulations (e.g. [1]–[4]). Output filters for motor drives, similarly, reduce radiated emissions from the inverter-motor cables, eliminate dv/dt-related motor winding insulator stress, and limit bearing currents from common-mode voltage excitations.

The passive components – especially the inductor – of the filter stage dominate the size and weight of these power converters [5], [6]. To minimize the required inductance and shrink the filter inductor, the switching frequency of the bridge-leg can be increased at the expense of higher switching losses and lower efficiency. This tension recalls the familiar power electronics trade-off between power density and




FIGURE 1. (a) Three-phase DC/AC converter implemented with 2-level bridge-legs and an LC output-filter to generate (b) a symmetrical three-phase voltage system at the terminals a, b and c. (c) The positive (i_+) and negative (i_-) current limits and the average phase current (i_a) define the inductor current, i_{La} and (d) the local switching frequency f_{sw} over the AC period $T_{ac} = 1/f_{ac}$ for (i) the conventional TCM and (ii) the introduced B-TCM modulation strategies. The latter approach prevents fundamental switching frequency components within the restricted spectrum (grey shaded area, above 150 kHz) of CISPR 11 [3].

TABLE 1. DC-AC Converter Specifications

$P_{ ext{o,max}(3-\Phi)}$	$U_{ m dc}$	$U_{ m ac}$	$\omega_{ m ac}$	L
6.6 kW	800 V	$230V_{rms}$	2π 50 Hz	53 μΗ

efficiency [7]. For the specific case of AC-DC converters, then, an implementation with both low-inductance requirements *and* high-efficiency is sought.

Three-phase rectifier and inverter systems in the kW power range considered here (see Table 1) are typically operated in continuous current mode (CCM) [8], where the current is controlled to a low-ripple envelope around the sinusoidal average output current i_a . This low-ripple envelope leads to low current stress, but the bridge-leg transistors are each hard-switched for half of the mains cycle. These hard-switching losses limit the switching frequency to around 20 kHz to 50 kHz, say, for systems with $U_{\rm dc}=800\,{\rm V}$ (to interface with the European 400 V line-to-line mains) and 1200 V SiC MOSFETs, resulting in a high AC-side inductance and therefore a large inductor.

To eliminate these hard-switching losses and enable higher switching frequencies, modulation schemes and architectures with zero-voltage-switching (ZVS) of the power devices across the line cycle have been proposed [9], [10]. Triangular current mode (TCM) modulation, a well-known approach (for example, in single-phase rectifiers [11] and motor drives [12]) that is shown in Fig. 1(c.i), achieves ZVS with the basic half-bridge converter structure and without additional auxiliary circuits. Numerous other schemes for introducing ZVS have been proposed – including the use of auxiliary circuitry [13], an unfolder-based TCM scheme for single-phase rectifiers [14], a T-type-architecture circuit for

TCM [15], [16], complex current control approaches based on boundary conduction mode (BCM) or critical conduction mode (CRM) [17]–[19], and a decoupled model for simplified control [20] – but TCM is still considered the state-of-the-art and is the most widely-used commercially.

The approaches based on BCM and CRM have been described for an open-star point of the first filter stage, leading to a coupling of the phases that complicates the control. This additional degree-of-freedom can be utilized to achieve a nearlyconstant switching frequency, which is beneficial for EMI, and/or to facilitate the separation of the differential (DM) and common-mode (CM) filter stages. Separating the DM and CM filter stages, however, is not necessarily beneficial for power density and/or efficiency [21], and here we use the filter approach of Fig. 1(a) [11], where the phases are decoupled and 3-Φ common-mode (CM) inductors are avoided. This implementation, then, allows the individual control of each phase and this structure supports both the direct paralleling (and interleaving) of additional bridge-legs [22] and low-complexity control. In addition, it leaves open the possibility of a third harmonic injection [23] (as discussed in Appendix A and introduced later). This modularity and simplicity is preferred over a coupled filter structure in many applications, including for the focus of this paper: unity power factor operation without a third harmonic.

A way to ensure a TCM modulation that enables ZVS over the full line cycle while still featuring sinusoidal currents is to add and subtract a current band i_{band} to the (reference) mains current i_a (cf., Fig. 1(c)) in such a way that the upper i_+ and lower i_- current bounds of the current envelope are defined as:

$$\begin{cases} i_{+}(t) &= i_{a}(t) + i_{band}(t) \ge 0 \\ i_{-}(t) &= i_{a}(t) - i_{band}(t) \le 0, \end{cases}$$
 (1)

where to guarantee ZVS for all operating cases, i_+ and i_- can also be kept (sufficiently) positive and negative for the full line cycle [10]. In TCM, the soft-switching portion of the current envelope (i_+ for the first half and i_- for the second half of the line cycle in Fig. 1(c.i)) is set with a fixed value $|I_{L-}|$, defining the band as $i_{band}(t) = |i_a(t)| + |I_{L-}| > 0$ A. The resulting current bands and average output current are shown in Fig. 1(c.i).

This state-of-the-art TCM approach (see Fig. 1(c.i)) [24] achieves ZVS across the full mains cycle but incurs a large variation in switching frequency, where the maximum frequency is only limited by the turn-off current, I_L- (assuming the current and voltage are in phase). For the converter specifications here (Table 1) with the required inductance $(L = 53 \,\mu\text{H})$ and a turn-off current of $I_{L^{-}} = -3.5 \,\text{A}$, the minimum switching frequency is 40 kHz and the maximum switching frequency is 540 kHz, an enormous 15× variation in switching frequency (Fig. 1(d.i)). This frequency variation - and especially the high frequencies near the zero-crossing of i_a – complicates the filter design, especially with the regulations on emissions above 150 kHz [3] and represents a challenge with regard to the practical implementation of the current control. Prior art has limited the switching frequency in three-phase AC-DC power converters by synchronizing the switching frequency across the three phases under critical conduction mode modulation [19], [25]-[27], by employing variable space vector modulation control [28], by clamping the switching frequency to a particular boundary [23], and by fixing the bandwidth of the modulation scheme to a constant value across the full mains cycle [29], [30].

A solution is sought, then, that maintains ZVS while lowering the maximum switching frequency, reduces the overall variation across the line cycle, can be applied to single-phase or decoupled three-phase systems, and takes the residual (nonzero) ZVS losses into consideration for the semiconductor optimization. In this paper, we first introduce a bounded triangular current mode (B-TCM) modulation scheme (see Fig. 1(c.ii)), where the switching frequency is limited to, say, 140 kHz, but ZVS is still guaranteed across the mains cycle. The B-TCM approach is then extended to a sinusoidal triangular current mode, or S-TCM, modulation scheme with a constant current band of $i_{band}(t) = \hat{I}_{max}$, where \hat{I}_{max} is the maximum rated current amplitude of the converter system. The proposed S-TCM scheme achieves ZVS across the full mains period, like TCM, but also limits the maximum switching frequency to, for example, 140 kHz (see Fig. 2(b)). In the end, as we show, S-TCM results in a significant reduction in filter requirements (nearly $5 \times$ lower required inductance than CCM) while maintaining high bridge-leg efficiency, pushing AC-DC power conversion towards both high efficiency and high power density.

In Section II, the B-TCM modulation scheme is introduced and analyzed before its extension to the proposed S-TCM approach, which is comprehensively analyzed under three specific modulation approaches. In Section III, we measure the soft-switching losses of a 1200 V SiC MOSFET

to analytically calculate actual semiconductor losses under S-TCM modulation. These calculations are experimentally validated with a hardware prototype in Section IV, with excellent matching between estimated and measured losses. Afterwards, Section V compares the performance and key characteristics of the novel S-TCM modulation to the conventional CCM and TCM modulation schemes, concluding that S-TCM outperforms both CCM and TCM in terms of efficiency. Finally, Section VI summarizes the findings of the paper.

II. B-TCM AND S-TCM ANALYSIS

Firstly, the state-of-the-art TCM solution with a large frequency variation is investigated and extended to the bounded-TCM (B-TCM) modulation (shown in Fig. 1(d.ii)), where the switching frequency is bounded by an upper limit but ZVS is maintained. We reiterate here that the analysis of a single phase of the 3-Φ system is sufficient due the uncoupled phase-modular filter structure.

Assuming a sinusoidal phase voltage, (i.e. $u_{\rm a}(t) = \sqrt{2}U_{\rm ac}\sin(\omega_{\rm ac}t)$) and a constant DC-link voltage $U_{\rm dc}$, we can define the modulation index:

$$M = \frac{\sqrt{2}U_{\rm ac}}{U_{\rm dc}/2} = 0.81. \tag{2}$$

Generally, the on- and off-times of the high-side switch are:

$$\begin{cases} t_{\rm on}(t) = \frac{2L\Delta i_{\rm L}(t)/U_{\rm dc}}{1 - M\sin\left(\omega_{\rm ac}t\right)} \\ t_{\rm off}(t) = \frac{2L\Delta i_{\rm L}(t)/U_{\rm dc}}{1 + M\sin\left(\omega_{\rm ac}t\right)}, \end{cases}$$
(3)

with the time-dependent peak-to-peak current ripple $\Delta i_{\rm L}$ and with $T_{\rm sw}(t)=t_{\rm on}(t)+t_{\rm off}(t)=1/f_{\rm sw}(t)$; the switching frequency is:

$$f_{\rm sw}(t) = \frac{U_{\rm dc}}{4L\Delta i_{\rm L}(t)} \cdot \left[1 - M^2 \sin^2\left(\omega_{\rm ac}t\right)\right]. \tag{4}$$

We can now analyze the switching frequency variation for different choices of current bands. In particular, the band can be modulated according to different side conditions, while ensuring (a) the maximum frequency limitation and (b) ZVS across the full mains cycle. Under the proposed modulation schemes, it should be noted, a minimum turn-off current of 0 A may occur within the mains cycles. With 0 A turn-off current, however, ZVS is only guaranteed for inverter operation (DC-AC) with $\cos \phi = 1$. For rectifier operation, however, a minimum turn-off current $I_{\min} \leq |I_{L^-}|$ is required to ensure full ZVS (according to the u-Zi diagram analysis [14]):

$$I_{\min} = \frac{\sqrt{M}U_{\text{dc}}}{Z} \quad \text{with} \quad Z = \sqrt{\frac{L}{2C_{\text{oss,Q}}}},$$
 (5)

where $C_{\rm oss,Q}$ is the charge-equivalent output capacitance of the bridge-leg semiconductor. Further, the zero-crossing detector circuit [8] introduced later requires a small opposite-polarity current for correct operation. Because these effects are implementation-dependent, they are neglected in the




FIGURE 2. Average phase current i_a and the inductor current i_{La} over the AC period T_{ac} for full load, i.e. $P_0 = 100\%$, part load, i.e. $P_0 = 50\%$, and no load, i.e. $P_0 = 0\%$, and the corresponding local switching frequencies f_{sw} for (a) B-TCM modulation scheme and (b) the three considered implementations of the S-TCM modulation scheme, (i) S-TCM_{ii}, (ii) S-TCM_{ii} and (iii) S-TCM_{iii}, for $L = 53 \, \mu$ H and $f_{sw.max} = 140 \, \text{kHz}$.

theoretical analysis of the different modulation schemes but are revisited in Section III for the experimental analysis.

A. BOUNDED-TCM (B-TCM)

The state-of-the-art TCM modulation (see Fig. 1(c.i)) [24] uses the minimum current band to achieve ZVS with $i_{\text{band}}(t) = |i_a(t)| \ge 0$ A, assuming a turn-off current requirement of 0 A, as mentioned before. Thus, this modulation scheme minimizes the inductor rms current and ensures the minimum achievable conduction losses for a TCM/ZVS system. By applying i_{band} to Eqn. (4):

$$f_{\rm sw}(t) = \frac{U_{\rm dc}}{8L\hat{i}} \cdot \frac{1 - M^2 \sin^2(\omega_{\rm ac}t)}{\sin(\omega_{\rm ac}t)},\tag{6}$$

we can see that at angles close to $\omega_{ac}t=0$, the instantaneous switching frequency f_{sw} is maximum. Therefore, if we want to limit $f_{sw,max}$ to, e.g., 140 kHz (see Fig. 1(d.i)), the most intuitive solution is to directly bound the maximum switching frequency to $f_{sw,max}$, which we call bounded-TCM (B-TCM), which is active if $r(t) = \frac{f_{sw}(t)}{f_{sw,max}} \ge 1$, or:

$$f_{\text{sw}}(t) = \begin{cases} f_{\text{sw,max}} \cdot r(t) & \text{if } r(t) < 1\\ f_{\text{sw,max}} & \text{if } r(t) \ge 1 \end{cases}$$
 (7)

with

$$r(t) = \frac{f_{\text{sw}}(t)}{f_{\text{sw.max}}} = \frac{U_{\text{dc}}}{8Lf_{\text{sw.max}}\hat{t}} \cdot \frac{1 - M^2 \sin^2(\omega_{\text{ac}}t)}{\sin(\omega_{\text{ac}}t)}.$$
 (8)

B-TCM, we should note, can be implemented with only a simple zero-crossing detector and a calculation of the on-time of the high-side switch, with the on- and off-times selected under the constraint that a minimum period (corresponding to $f_{\text{sw.max}}$) is achieved.

The B-TCM implementation corresponds to an increase in the current band i_{band} in the intervals where $f_{sw,max}$ would otherwise be exceeded, which occurs near the average current zero crossings:

$$i_{\text{band}}(t) = \begin{cases} |i_a(t)| & \text{if } r(t) < 1\\ |i_a(t)| \cdot r(t) & \text{if } r(t) \ge 1. \end{cases}$$
(9)

Fig. 2(a) shows the resulting current bands and the local switching frequency for difference load cases. It should be noted, that the frequency bounded interval, i.e. $f_{\rm sw}(t) = f_{\rm sw,max}$, is load-dependent and extends with reduced load currents, leading to a constant frequency modulation, similar to PWM operation, at no load.

While B-TCM minimizes the rms inductor current and therefore the conduction losses under a maximum switching frequency, it suffers from a discontinuous implementation that complicates both the control and analysis, as well as from relatively high average switching frequency, which might generate larger semiconductor losses with non-negligible ZVS switching losses, as we explain in Section III. Therefore, the current envelope can be extended to a current band with continuous sinusoidal current boundaries, supporting system optimization from analytical closed-form expressions. In some cases, we note, the resulting current boundaries are close to the B-TCM results, as in Fig. 2(a) and (b), and at zero load even identical.

B. SINUSOIDAL-TCM (S-TCM)

A solution is sought, then, that maintains ZVS, lowers the maximum switching frequency, and is implemented with continuous current bands. To fulfill these constraints, we propose a modulation scheme – named sinusoidal triangular current mode, or S-TCM – with a sinusoidal current band i_{band} . The S-TCM approaches achieve ZVS, like TCM, across the full mains period, but also limit the maximum switching frequency to, for example, 140 kHz (to avoid the CISPR 11 band [3] starting at 150 kHz).

The band can be varied between the constant frequency modulation with $i_{\text{band,f}}(t) = |i_a(t)| \cdot r(t)$ and the constant current band modulation with $i_{\text{band,i}}$:

$$i_{\text{band,f}}(t) = \hat{I}_{\text{max}} \cdot \left[1 - M^2 \sin^2(\omega_{\text{ac}}t)\right]$$
 (10)

$$i_{\text{band,i}}(t) = \hat{I}_{\text{max}},\tag{11}$$

where \hat{f}_{max} is the maximum rated current amplitude of the converter system. To allow the frequency to vary without exceeding $f_{sw}(t) = f_{sw,max}$, we now introduce a current band adaption factor β , that can be varied to move between the constant frequency current band ($\beta = 1$) and the constant current band ($\beta = 0$) (see Fig. 3):

$$i_{\text{band}}(t,\beta) = \hat{I}_{\text{max}} \cdot \left[1 - \beta M^2 \sin^2(\omega_{\text{ac}}t)\right].$$
 (12)

This current band adaption factor, β , maps to output power level and can be considered as a knob to improve light-load efficiency by reducing the current ripple.


With an unrestricted choice of β for any output load, however, the ZVS condition may not be fulfilled if i_+ and i_- are not always positive and negative, respectively, for the whole mains period. With this second constraint, then, β must be limited to guarantee ZVS at all operating points as:


$$i_{-}(t) = i_{a}(t) - i_{band}(t, \beta) \le 0 \text{ A}.$$
 (13)

Substituting the mains current i_a and Eqn. (12) into Eqn. (13) yields:

$$\hat{i}\sin(\omega_{ac}t) \le \hat{I}_{max} \cdot \left[1 - \beta M^2 \sin^2(\omega_{ac}t)\right],$$
 (14)

which has its critical operating case at $\sin \omega_{\rm ac} t = 1$, where $i_{\rm a}$ is at its maximum and $i_{\rm band}$ at its minimum. At this point, the equation collapses to $\hat{i} < \hat{I}_{\rm max} \cdot (1 - \beta M^2)$, leading to the








FIGURE 3. (a) S-TCM modulation area limited by the maximum switching frequency $f_{sw,max}$, i.e. $\beta \leq 1$, and the ZVS limit to ensure ZVS under all operating conditions, with indicated paths for the implementation of S-TCM_{ii}, S-TCM_{ii} and S-TCM_{iii}. (b) Minimum switching frequency within the allowed modulation area across current band weighting β . (c) Inductor rms current, as a ratio of the inductor rms current at full load, across the S-TCM operating area. The conduction-loss-optimal S-TCM_i implementation minimizes the rms current for a particular load.

ZVS constraint on β :

$$\beta \le \frac{1}{M^2} \left(1 - \frac{\hat{i}}{\hat{I}_{\text{max}}} \right) = \frac{1}{M^2} \left(1 - \frac{P_{\text{o}}}{P_{\text{o,max}}} \right).$$
 (15)

To fulfill the ZVS condition, then, β must be zero at the nominal power and, under the maximum frequency constraint, may be $\beta=1$ at loads as high as $\frac{P_0}{P_{0,\text{max}}}=1-M^2$. These points are connected linearly, and this forms the allowed operating range of S-TCM modulation under the ZVS and maximum frequency constraints, as shown in Fig. 3(a).

The local switching frequency is then:

$$f_{\rm sw}(t,\beta) = \frac{U_{\rm dc}}{8L\hat{I}_{\rm max}} \cdot \frac{1 - M^2 \sin^2(\omega_{\rm ac}t)}{1 - \beta M^2 \sin^2(\omega_{\rm ac}t)},\tag{16}$$

where as long as $\beta \le 1$, $f_{\rm sw}(t) \le f_{\rm sw,max}$. Since the maximum switching frequency was constrained in the original problem definition, $f_{\rm sw}$ still cannot exceed $f_{\rm sw,max}$, as desired. At the

current zero crossing ($w_{ac}t = n\pi$, with n = 1, 2, 3...) with $t_{on} = t_{off}$, i.e. a 50% duty cycle, the maximum switching frequency occurs and is:

$$f_{\text{sw,max}} = \frac{U_{\text{dc}}}{8L\hat{I}_{\text{max}}}.$$
 (17)

The minimum switching frequency, however, may now increase with β , and the switching frequency ratio is now

$$\frac{f_{\text{sw,max}}}{f_{\text{sw min}}} = \frac{1 - \beta M^2}{1 - M^2}.$$
 (18)

The minimum switching frequency $f_{\rm sw,min}$ across the full β -load S-TCM operating area is shown in Fig. 3(b) and for our application and with the choice of $f_{\rm sw,max}=140\,{\rm kHz}$ (resulting in an inductance value of $L=53\,\mu{\rm H}$), $f_{\rm sw,min}=48\,{\rm kHz}$ and $f_{\rm sw,max}/f_{\rm sw,min}=2.9$, a small overall variation relative to the $f_{\rm sw,max}/f_{\rm sw,min}=15$ of traditional TCM modulation, results.

The β -load maps of Fig. 3 outline the allowed S-TCM modulation area with the ZVS, continuity, and maximum switching frequency constraints. From here, we determine the analytical expressions for the switching losses and inductor rms current as a function of β to quantitatively compare the specific S-TCM modulation schemes.

1) SWITCHING LOSSES

With current-dependent switching losses $E_{\rm sw}(I_{\rm sw})$, the local switching losses for the bridge-leg can be generally written as $p_{\rm sw}(t) = f_{\rm sw}(t) \cdot [E_{\rm sw}(i_+(t)) + E_{\rm sw}(i_-(t))]$. Under ZVS, the semiconductor losses can be described with a quadratic loss function of $E_{\rm sw} = a + b|I_{\rm sw}| + c|I_{\rm sw}|^2$, a fitting found in [31] and [32] and further experimentally verified in Section III. The average of the local switching losses across the mains cycle is

$$P_{\text{sw}}(\beta) = \frac{U_{\text{dc}}}{4L\beta^{2}\hat{I}_{\text{max}}} \left\{ \beta \left(1 - \frac{1 - \beta}{\sqrt{1 - \beta M^{2}}} \right) a + \beta^{2} \left(1 - \frac{M^{2}}{2} \right) b\hat{I}_{\text{max}} + \beta^{2} \left[1 - (1 + \beta) \frac{M^{2}}{2} + \frac{3\beta M^{4}}{8} \right] c\hat{I}_{\text{max}}^{2} + \left[\frac{\beta}{2} + \frac{1 - \beta}{M^{2}} \left(1 - \frac{1}{\sqrt{1 - \beta M^{2}}} \right) \right] c\hat{i}^{2} \right\}. (19)$$

2) INDUCTOR CURRENT

With the switching frequency and switching losses defined, only conduction losses remain to complete the analysis of the proposed S-TCM scheme. With the triangular shape of the inductor current $i_{\rm L}$, the inductor rms current over a switching cycle is determined by the positive and negative current limits as $i_{\rm L,rms}(t)^2 = \frac{1}{3}(i_{\rm L}^2(t) + i_{\rm L}(t)i_{\rm L}(t) + i_{\rm L}^2(t))$, and can be used to calculate the global inductor rms current as $I_{\rm L,rms}^2 = \frac{1}{T_{\rm ac}} \int_0^{T_{\rm ac}} i_{\rm L,rms}(t)^2 {\rm d}t$. With the considered current band

of Eqn. (12), the inductor rms current is:

$$I_{\text{L,rms}}(\beta) = \sqrt{\frac{\hat{i}^2}{2} + \frac{\hat{I}_{\text{max}}^2}{3} \left(1 - \beta M^2 + \frac{3\beta^2 M^4}{8}\right)}.$$
 (20)

Fig. 3(c) shows the inductor rms current as a ratio of the current at full load, across the full β -load operating area. Bridge-leg conduction losses therefore follow as $P_{\rm cond} = R_{\rm ds,on} I_{\rm L.rms}^2$.

While the above results consider zero phase-shift between the phase voltage and current and no third-harmonic injections, these assumptions are relaxed in Appendix A to extend the use cases of the proposed S-TCM scheme.

C. S-TCM MODULATION IMPLEMENTATIONS

With the semiconductor losses and inductor rms current determined for the generalized S-TCM approach, we propose three specific S-TCM implementations with different benefits and downsides. All of these approaches can be implemented with only a zero-crossing detector [8] (i.e. high-bandwidth current measurements are not required) and a simple calculation of switch on- and off-times, as demonstrated in Section IV.

1) CONCEPT S-TCMi

Because $\beta M^2 \leq 1$ for all conditions, an increase in β always reduces the rms current, cf. Fig. 3(c), and, therefore, the minimum conduction losses occur at the maximum β that is allowed under the particular load constraint, cf. Fig. 2(b.i). The S-TCM modulation scheme achieving minimal conduction losses, also referred as S-TCM_i, then, is $\beta = 1$ for $\frac{P_0}{P_{0,\text{max}}} < 1 - M^2$ and a linear decrease with load to $\beta = 0$ at $P_0 = P_{0,\text{max}}$. This conduction-loss-optimal S-TCM modulation is shown as the S-TCM bounding line in Fig. 3(a).

2) CONCEPT S-TCMii

Now, a simpler S-TCM modulation scheme S-TCM_{ii} can be introduced with a continuous function that only depends on the load. Here, β is linearly adapted from 1 at no load to 0 at full load, with the waveforms shown in Fig. 2(b.ii) and the β -load line shown in Fig. 3(a).

While this scheme is not conduction loss minimizing, the implementation is straightforward, and, as we show in the next section, close to the *total* loss optimal modulation line.

3) CONCEPT S-TCM;;;

Finally, S-TCM modulation with a constant current band $(i_{band}(t) = \hat{I}_{max})$, or $\beta = 0$ that is independent of the location in the mains cycle or the load shown in Fig. 2(b.iii) is proposed, the ripple is $\Delta i_{L}(t) = 2i_{band}(t) = 2\hat{I}_{max}$ for a local switching frequency of:

$$f_{\rm sw}(t) = \frac{U_{\rm dc}}{8L\hat{I}_{\rm max}} \cdot \left[1 - M^2 \sin^2\left(\omega_{\rm ac}t\right)\right],\tag{21}$$

and the ratio simplifies to

$$\frac{f_{\text{sw,max}}}{f_{\text{sw,min}}} = \frac{1}{1 - M^2}.$$
 (22)




FIGURE 4. Measured soft-switching losses E_{sw} of the *C3M0016120K* for a full bridge-leg ($U_{dc} = 800 \, \text{V}$) across switched current I_{sw} . Hard-switching losses are reproduced from [31].

Also the switching losses found for the S-TCM scheme in Eqn. (19), can be simplified with $\beta = 0$ to

$$P_{\text{sw}} = \frac{U_{\text{dc}}}{4L\hat{I}_{\text{max}}} \left[\left(1 - \frac{M^2}{2} \right) \left(a + b\hat{I}_{\text{max}} + c\hat{I}_{\text{max}}^2 \right) + \frac{1}{2} \left(1 - \frac{3}{4}M^2 \right) c\hat{i}^2 \right], \tag{23}$$

where we see that most of the losses only depend on the maximum designed current \hat{I}_{max} and only a small fraction are load-dependent (\hat{i}) . Similarly, with $\beta=0$ under the constant current bands proposed in this section, the inductor rms current is simply:

$$I_{\rm L,rms} = \sqrt{\frac{\hat{i}^2}{2} + \frac{\hat{I}_{\rm max}^2}{3}},$$
 (24)

which is the superposition of the average output current and a triangular high-frequency current with magnitude \hat{I}_{max} .

With B-TCM and three different implementations of S-TCM proposed and analyzed, we seek to minimize the total bridge-leg losses under the key constraints of ZVS, continuity in implementation, and a maximum switching frequency. This total loss minimization is the focus of the next section, where the measured switching losses in a low- $R_{\rm ds,on}$ SiC MOSFET form the foundation of an analysis of the preferred S-TCM modulation scheme.

III. EXPERIMENTAL ANALYSIS

A. SWITCHING LOSS CHARACTERIZATION

To quantitatively analyze and predict the losses in an S-TCM modulated DC-AC converter with the specifications of Table 1, the switching losses $E_{\rm sw}(I_{\rm sw})$ must be known for the selected power semiconductors. Here, we select the lowest- $R_{\rm ds,on}$ SiC MOSFET from Cree's $3^{\rm rd}$ -generation family (C3M0016120K), a 16 m Ω and 1.2 kV device. The measured on-resistance at 60 °C of 18.09 m Ω is used for all of the following calculations.

The soft-switching losses of this device are measured in a calorimetric setup [32] (with adapted deadtimes to ensure complete soft-switching) and reported in Fig. 4, with the hard-switching losses from [31] included for completeness. Gating

TABLE 2. Fitted Switching Loss Coefficients for a 1200 V SiC MOSFET (C3M0016120K) Operated at $U_{dc} = 800 \text{ V}$, Valid for $E_{sw} = \sigma + b|I_{sw}| + c|I_{sw}|^2$

Coefficient	Soft-Switched	Hard-Switched
a in µJ	12.9	312.9
b in $\mu { m J/A}$	-0.7	7.7
$c \text{ in nJ/A}^2$	55.6	55.0

losses of 4.2 μ J per cycle are included in the switching losses, and total bridge-leg losses are shown for two conditions: two soft-switching transitions (S-TCM and other TCM schemes) and one hard- and one soft-switched transition (CCM).

Firstly, we underline the importance of soft-switching modulation schemes generally, as the losses at low soft-switched currents are $13\times$ lower than the zero-current (minimum) hard-switching losses. Secondly, we see that the quadratic current-dependent loss formula $(E_{\rm sw}=a+b|I_{\rm sw}|+c|I_{\rm sw}|^2)$ fits both soft- and hard-switched losses accurately, with the fitted loss coefficients for a single hard or soft transition given in Table 2. We reiterate that the current-independent coefficient a includes the gating losses of the MOSFET (4.2 $\mu \rm J$ in this case), which are non-negligible for soft-switched converters.

For the operating conditions of Table 1 and the selected power device, Eqn. (5) gives a required turn-off current of 3.0 A to achieve full-ZVS across the full operating range. Similarly, the 200 ns delay in the implemented zero-crossing detector (ZCD) circuit [8] – including the transformer & comparator (80 ns), FPGA read-in and calculation (56 ns), gate driver propagation delay (24 ns), and switch turn-on time (40 ns) – require a minimum current of 2.8 A for correct operation. With these two constraints, a minimum soft-switched current of $I_{L-} = -3.5$ A is selected to include margin. This selected current is around 10 % of the peak inductor current, supporting the choice of the low- $R_{\rm ds,on}$ power MOSFET.

B. BRIDGE-LEG LOSSES IN S-TCM

With the switching losses of the selected device characterized as a function of switched current, the conduction $P_{\rm cond}$, switching $P_{\rm sw}$, and total semiconductor losses $P_{\rm semi} = P_{\rm cond} + P_{\rm sw}$ are now evaluated across the full operating area of the S-TCM modulation concept under the specifications of Table 1. These results are shown in Fig. 5.

As predicted in Section II-C1, the minimum conduction loss modulation scheme – under the maximum switching frequency and ZVS constraints – is to follow $\beta=1$ until $\frac{P_0}{P_{0,\max}}=1-M^2$ and then linearly decrease β to full load. This follows the intuition that the maximum possible β minimizes the current ripple and therefore the rms current. Across this load range, conduction losses (Fig. 5(a)) increase from 0.5 W at zero load and $\beta=1$ to above 2.8 W at full load. If $\beta=0$ was kept across the full cycle for minimum switching losses, the conduction losses at zero load would be more than $2\times$ larger.

Fig. 5(b) shows the switching losses across the S-TCM regime, using the losses measured in (and coefficients derived




FIGURE 5. (a) Conduction P_{cond} , (b) switching P_{sw} , and (c) total semiconductor losses P_{semi} evaluated over the full operating area. The x-axis is the load level as a ratio of the nominal power of 2.2 kW (see Table 1) and the y-axis is the current adaption factor, β . For a given load, β can be selected to give the optimal conduction losses as shown by the load-dependent path in (a), the optimal switching losses in (b), or the optimal total semiconductor losses in (c).




FIGURE 6. Ratio of the switching losses to the total semiconductor losses $P_{\text{sw}}/P_{\text{semi}}$ over the full S-TCM modulation range. Optimal conduction, switching, and total semiconductor loss paths from Fig. 5 are overlaid.

from) Fig. 4. The switching-loss-optimal modulation path is not directly known, since higher β reduces the switched current (lower energy loss $per\ cycle$) but increases the switching frequency (see Fig. 3(b)). The relative importance of these will change on a device-by-device basis. For the selected MOS-FET, the soft-switching losses are relatively flat with current (relatively small b and c coefficients, as given in Table 2), and the path that minimizes switching losses is $\beta=0$ for the full load range. The switching losses vary from 2.5 W at zero load to nearly 3.5 W.

Finally, these loss contributions are combined in Fig. 5(c) for the total semiconductor losses, which vary between 3.4 W and 6.0 W. The total-loss-optimum modulation path is highlighted. This path is dependent on the particular power device, but for the SiC MOSFET chosen here, happens to fall near the S-TCM_{ii} modulation scheme outlined in Section II-C2. This optimal modulation path will be highly device-dependent, and, further, we note that S-TCM_{ii} may be preferred to S-TCM_{iii} modulation with a constant current band outlined in Section II-C3 for its ability to save cost with smaller (higher- $R_{\rm ds,on}$) devices in some applications. In Fig. 6, the relative contributions from conduction and switching losses is delineated. At full load, the conduction and switching losses are nearly equal, with switching losses contributing the majority of the losses over the remainder of the S-TCM operating region.

At maximum output power, the S-TCM modulation scheme (at full load, the three specific approaches dovetail into one) results in 6.0 W of bridge-leg losses, with 2.8 W conduction and 3.2 W switching losses. The B-TCM implementation results in 5.7 W of semiconductor losses, divided into 2.3 W conduction and 3.4 W switching losses, with slightly lower rms currents but higher switching frequencies across the line cycle. With similar switch losses, the sinusoidal band is preferred for the implementation continuity.

In the next section, we move to validate these loss predictions in a full hardware demonstrator operating under multiple S-TCM modulation schemes, simultaneously showing the utility of the proposed modulation scheme (relative to CCM and TCM) and the accuracy of the loss estimates.

IV. MEASUREMENT RESULTS

The theoretical analysis of the S-TCM converter operation is verified by hardware measurements. The hardware prototype is a single-phase, 2.2 kW DC-AC converter (one phase of the structure of Fig. 1(a)) with the specifications of Table 1, C3M0016120K SiC MOSFETs as the power semiconductors, and an LC filter with $L=52\,\mu\text{H}$ and $C=8.8\,\mu\text{F}$. We reiterate that the maximum switching frequency of 140 kHz is selected to avoid fundamental frequency components in the CISPR 11 band that starts at 150 kHz.

Since the theoretical model assumes zero transition times and no phase shift between the output phase and current (neither of which are strictly true), the filter inductance can be reduced from the predicted $L=53\,\mu\mathrm{H}$ to $L=52\mu\mathrm{H}$ while maintaining a maximum switching frequency below 140 kHz across the full operating range. An inductor design is selected from the optimal front of a Pareto optimization following the design guidelines proposed in [33] under the constraints of inductance value, saturation current, and thermal limits, and this selected inductor is implemented with 5 stacked E40/16/12 N87 cores with 12 turns of litz wire (765 strands x 71 $\mu\mathrm{m}$) for a volume of 106 cm³ and 6 W of expected losses at full power.

Measurements of the phase voltage $(u_{a,n})$, phase current (i_a) , and inductor current $(i_{L,a})$ are given in Fig. 7 for 50% load under S-TCM_{iii} with constant band (Fig. 7(a)), 50% load




FIGURE 7. Measured oscilloscope waveforms of phase voltage $(u_{a,n})$, phase current (i_a) , and inductor current $(i_{L,a})$ for (a) 50% load under S-TCM_{iii}, with predicted rms current of 9.16 A and measured rms current of 9.40 A, (b) 50% load under S-TCM_{ii}, with predicted rms current of 8.13 A and measured rms current of 8.43 A, and (c) full load $(\beta = 1)$, with predicted rms current of 12.32 A and measured rms current of 12.95 A. Measured fast Fourier transform (FFT) for the inductor current shown, with the maximum and minimum switching frequencies in each mode highlighted. Scale: 100 V/div, 10 A/div, 4 ms/div, 20 kHz/div and 10 dB μ A/div.

under S-TCM_{ii} (Fig. 7(b)), and full load (Fig. 7(c)) conditions (as mentioned above, the current band is increased for full load to meet the ZCD requirements). The prototype inverter is tested with a variable resistive load. At higher β for the same load – comparing S-TCM_{ii} (Fig. 7(b)) to S-TCM_{iii} (Fig. 7(a)) at 50% load - the inductor rms current is lower for reduced conduction losses, reducing from 9.4 A (S-TCMiii, predicted at 9.16 A) to 8.43 A, predicted at 8.13 A (S-TCM_{ii}). At full power, the rms current prediction error increases (12.95 A measured against 12.32 A predicted) due to the additional current for soft-switching and the ZCD circuit operation (as detailed in Section III). For the full load operation, the current band is increased slightly near the current peak to ensure correct operation of the ZCD circuit and ZVS across the line cycle, resulting in a wider spectrum and a larger error between predicted and measured currents. Note the significant reduction in rms current at partial load when moving from S-TCMiii Fig. 7(a) to S-TCM_{ii} Fig. 7(b), resulting in higher light-load efficiency.

Additionally, the inductor current fast Fourier transform (FFT) is shown in Fig. 7 for the three operating points. The switching frequency is, as desired, limited to 140 kHz, and the measured noise is lowered by around 20 dB μ A by the start of the EMI band at 150 kHz. The minimum switching frequency depends on the operating point (as shown in Fig. 3(b)), with these values also highlighted in Fig. 7. Theoretically, the frequency variation for Fig. 7(a) and Fig. 7(c), which both have $\beta=0$, should be the same, but the spectrum is wider at full load (Fig. 7(c)) to the increased bands for the ZCD circuit and soft-switching operation. We note that, while the frequency variation is much smaller than under traditional TCM operation (Fig. 1(d.i)), this $3\times$ variation in switching frequency still introduces spread spectrum harmonics (e.g. fundamental from 50 kHz to 140 kHz, $2^{\rm nd}$ harmonic from




FIGURE 8. Calculated and measured semiconductor bridge-leg losses in the hardware prototype operating with the proposed S-TCM $_{\rm ii}$ approach. The total calculated losses $P_{\rm semi}$ are broken out into conduction losses $P_{\rm cond}$ and switching losses $P_{\rm sw}$, and the measured semiconductor losses are shown as circles. The maximum error between predicted and measured losses is 0.3 W, for a bridge-leg loss estimation within 10% across the load range and modulation scheme.

100 kHz to 280 kHz, etc.) that overlap with the regulatory band and complicate the EMI filter design.

For a grid-tied application, the filter capacitor C is selected such that the high-frequency voltage ripple is below 1% of the fundamental amplitude, corresponding to 4.5 μ F. With the assumption of isolated heat sinks and negligible parasitic switch-node to earth capacitances, a 2nd EMI filter stage with a cutoff frequency of 35 kHz would be needed to attenuate the remaining differential and common mode noise (104 dB μ V located at 150 kHz) by 25 dB to meet CISPR Class A.

Finally, the loss estimates of Section III are verified across output load for the S-TCM converter prototype operating in S-TCM $_{\rm ii}$. Fig. 8 shows the predicted and measured (based on a calorimetric setup [32]) losses, with the calculated losses broken out into separate conduction and switching losses. The error between the measured and calculated losses is below 10% or 0.3 W, an excellent matching for the proposed theory.




FIGURE 9. Simulated inductor ($i_{L,a}$) and average output (i_a) current waveforms in a CCM bridge-leg with a switching frequency of 48 kHz and an inductor of 315 μ H at full load and zero load.

This small error is attributed to diode conduction losses and the current band increase near full load.

The measured bridge-leg efficiency reaches over 99.7% at the nominal load, with S-TCM_{ii} benefiting from lower conduction losses but incurring higher switching losses at partial load. With a weaker dependence on the temperature coefficient of the MOSFET on-resistance, the S-TCM_{ii} implementation will be preferred over S-TCM_{iii} in applications with a large temperature range or significant self-heating.


For three-phase systems operating with the proposed S-TCM modulation schemes, a third harmonic can be injected, supporting a 15% higher output voltage [34] with reduced frequency variation (between 70 kHz to 140 kHz at full load). S-TCM operation with third harmonic injection and operation with phase-shifted currents (i.e. non-zero phase between the phase voltage and current) are detailed in Appendix A.

V. COMPARISON TO CCM AND TCM

Finally, the experimentally-validated S-TCM performance of a bridge-leg and output filter must be compared to the conventional CCM approach to validate the benefits of the proposed modulation scheme. The inductor current and average output current under CCM modulation at full load and zero load are shown in Fig. 9.

The CCM converter switching frequency is selected at 48 kHz, which keeps the $3^{\rm rd}$ harmonic below 150 kHz, and a current ripple with an rms value of 20% of the low-frequency amplitude $\hat{I}_{\rm max}$ is assumed, leading to a required inductance of 315 μ H. Again, the inductor is selected through a Pareto optimization following the design guidelines proposed in [33], and a constant loss design (relative to the implemented S-TCM inductor) is selected for 6 W of inductor losses (same as for S-TCM operation, cf. Section IV). The required volume is 167 cm³ (2 stacked U 30/25/16 N87 cores with 27-turn litz wire of 324 strands x 0.1mm) for a volume increase over the S-TCM inductor of 58%.

Here, a filter capacitor C of 2.6 μ F is required to limit the high-frequency ripple to 1% of the fundamental amplitude. In this case, the 2nd EMI filter stage would have a cutoff frequency of 75 kHz to damp 16 dB at 192 kHz. While this may result in a slightly smaller second stage than under






FIGURE 10. Predicted losses across load for (a) the CCM benchmark, with a switching frequency of 48 kHz and an inductor of 315 μ H and for (b) the S-TCM hardware prototype operating in S-TCM_{ii} mode (semiconductor losses from Fig. 8) and an inductor of 52 μ H.

S-TCM, any volume reduction here will be dwarfed by the 58% volume penalty of the filter inductor L (the S-TCM inductor design details are given in Section IV).

The semiconductor losses in the proposed CCM comparison are calculated using Table 2, assuming a continuous chip area to select the optimal die size at the maximum output power, following the scaling proposed in [35]. For the optimized $36~\text{m}\Omega$ device, 13.4~W of semiconductor losses occur at maximum power (4.4 W conduction losses, 9.0 W switching losses), more than double the measured losses at full load with S-TCM modulation. Increasing the CCM switching frequency to 72~kHz still renders the legacy modulation scheme noncompetitive, with the inductor volume penalty of 60% and $3\times$ higher bridge-leg losses (18 W at an optimized die area corresponding to a $40~\text{m}\Omega$ on-resistance) than under S-TCM.

The total losses under CCM and S-TCM are compared in Fig. 10, respectively, combining the inductor (P_L), switching (P_{sw}), and conduction (P_{cond}) losses across load. For the CCM modulation scheme (Fig. 10(a)), the peak efficiency is 99.1% total with a bridge-leg efficiency of 99.4%. For the proposed S-TCM approach (Fig. 10(b)), the peak efficiency is 99.5% total with a bridge-leg efficiency of 99.7%. While both concepts result in a similar EMI filter requirement, the semiconductor losses in the proposed S-TCM modulation are 55% smaller smaller than with CCM while at the same time featuring a more compact filter inductor realization (cf., Table 3). Finally, we can also compare the proposed S-TCM modulation scheme with conventional TCM modulation. As

TABLE 3. Comparison Between Modulation Schemes for AC-DC Power Conversion Under the Specifications of Table 1 and Designs Evaluated Here. Inductor and Semiconductor Losses are Given At Nominal Power

	CCM	TCM	S-TCM
Minimum f_{sw}	$48\mathrm{kHz}$	$48\mathrm{kHz}$	$48\mathrm{kHz}$
Peak $f_{\rm sw}$	$48\mathrm{kHz}$	$684\mathrm{kHz}$	$140\mathrm{kHz}$
$f_{\rm sw}$ Variation	$1\times$	$14.3 \times$	$3\times$
$R_{ m ds,on}$	$36\mathrm{m}\Omega$	$16\mathrm{m}\Omega$	$16\mathrm{m}\Omega$
$P_{ m cond}$	$4.4\mathrm{W}$	$2.7\mathrm{W}$	$2.8\mathrm{W}$
$P_{ m sw}$	$9.0\mathrm{W}$	$5.2\mathrm{W}$	$3.2\mathrm{W}$
Required Inductance	$315\mu\mathrm{H}$	$42\mu\mathrm{H}$	$53\mu\mathrm{H}$
Inductor volume	$167\mathrm{cm}^3$	$107\mathrm{cm}^3$	$106\mathrm{cm}^3$
Inductor losses	$6.0\mathrm{W}$	$5.9\mathrm{W}$	$6.0\mathrm{W}$

highlighted in Section I and Fig. 1, TCM modulation achieves soft-switching but at the expense of a large switching frequency variation, including operating above the 150 kHz EMI regulatory limit [3] for part of the line cycle. The inductance value is selected to be 42 µH, such that the minimum switching frequency is the same as in S-TCM (48 kHz, cf., Table 3), leading to a frequency peak of of 684 kHz. In order to meet the high-frequency output voltage ripple requirement of 1% of the fundamental amplitude, a filter capacitor C of 4.6 μF is required. The 2nd EMI filter stage would require a cutoff frequency of 22 kHz to attenuate 33 dB at 150 kHz, which is approximately 10 dB more than for the S-TCM and hence, increases the final volume of the EMI-filter. In addition to these additional EMI constraints, the large switching frequency variation complicates the digital control implementation and the inductor design. TCM designs, further, incurs higher switching losses than the proposed S-TCM scheme, i.e. 5.2 W instead of 3.2 W, due to the higher switching frequency near the zero crossings.

Table 3 summarizes the results of the comparison between CCM, for which an optimal device selection with a die area corresponding to a 36 m Ω on-resistance is used for the calculation, and TCM and the proposed S-TCM modulation, both using the 16 m Ω device used in this work which features a good trade-off for soft-switched applications between the minimum required ZVS turn-off current (which increases for increasing die area) and conduction losses (which decrease with increasing die area). For a common baseline among the compared modulation schemes, we reiterate that we choose the minimum switching frequency of the TCM and S-TCM to be the same by adapting the inductance value of the TCM case, and we select the inductors such that they can be realized with the smallest volume while limiting the losses to 6.0 W.

VI. CONCLUSION

The proposed S-TCM scheme achieves both higher efficiency and lower volume (due to the lower required filter inductance) compared to CCM. With the ability to zero-voltage-switch over the full mains cycle, the continuous current band implementations, and the maximum frequency limit, the proposed S-TCM scheme addresses many of the shortcomings of

both hard-switched (CCM) and soft-switched (TCM) modulation approaches for AC-DC power conversion. Further, this scheme supports phase modularity to scale to higher power levels and inherently includes both common- and differential-mode filtering.

Alternative concepts for 3-Φ, soft-switched converters do not inherently filter common-mode (although the CM noise is analyzed in [36]), but these approaches are promising [16], [18] and should be evaluated directly against the proposed S-TCM scheme on switching losses, conduction losses, and filter volume and losses with both differential- and common-mode filtering. Only this complete, robust comparison can determine the right soft-switched modulation scheme to replace CCM in this critical power conversion application suite.

APPENDIX A SINUSOIDAL MODULATION AND THIRD HARMONIC INJECTION UNDER S-TCM

To extend the proposed modulation schemes to a broader suite of applications, operation under two additional conditions is detailed here. Firstly, sinusoidal modulation with a phase-shifted current is considered to extend the schemes to, for example, motor drives, where it is typical for the current and voltage not to be fully in-phase, or grid-connected applications where reactive power compensation is required. We then detail third harmonic injection, which adds a zero-sequence component to the voltages generated against the DC-link midpoint without impacting the sinusoidal line-to-line voltages in $3-\Phi$ systems.

A. SINUSOIDAL MODULATION WITH PHASE-SHIFTED CURRENT

We consider a phase shift between the ac voltage and ac current such that $i_a(t) = \hat{i} \sin(\omega_{ac}t + \phi)$. The current band, though, is only dependent on the maximum current, so the phase shift has no influence, and the current band is still given by Eqn. (12) and the local switching frequency is still given by Eqn. (16). The current limits i_+ and i_- , however, change and, with $\phi = 0$ as the worst-case for guaranteeing ZVS, the operating area can be extended for $\cos \phi < 1$.

With the phase shift, the rms current remains identical and is still given by Eqn. (20). Following the same derivation for switching losses that is used in Section II leads to, for an arbitrary phase-shift ϕ and $\beta = 0$:

$$P_{\text{sw}}(\beta = 0, \phi) = \frac{U_{\text{dc}}}{4L\hat{I}_{\text{max}}} \left[\left(1 - \frac{M^2}{2} \right) \left(a + b\hat{I}_{\text{max}} + c\hat{I}_{\text{max}}^2 \right) + \frac{1}{2} \left(1 - \frac{2 + \cos(2\phi)}{4} M^2 \right) c\hat{i}^2 \right]$$
(25)

and, across β :

$$P_{\text{sw}}(\beta,\phi) = \frac{U_{\text{dc}}}{4L\beta^2 \hat{I}_{\text{max}}} \left\{ Aa + Bb\hat{I}_{\text{max}} + Cc\hat{I}_{\text{max}}^2 + Dc\hat{i}^2 \right\}$$
(26)

with:

$$\begin{split} A &= \beta \left(1 - \frac{1 - \beta}{\sqrt{1 - \beta M^2}} \right), \\ B &= \beta^2 \left(1 - \frac{M^2}{2} \right), \\ C &= \beta^2 \left[1 - (1 + \beta) \frac{M^2}{2} + \frac{3\beta M^4}{8} \right], \\ D &= \frac{\beta}{2} + \frac{1 - \beta}{M^2} \left(\cos(2\phi) + \frac{(\beta M^2 - 2)\cos(2\phi) - \beta M^2}{2\sqrt{1 - \beta M^2}} \right). \end{split}$$

The phase shift only influences the coefficient D and, for $\phi = 0$, the equations collapse to Eqn. (19) or Eqn. (23).

For a given current amplitude, \hat{i} , a phase shift (or reduction in $\cos(\phi)$) leads to an increase in the switching losses, as a higher instantaneous current occurs at the switching frequency maximum. For the specifications considered here (see Table 1) and the maximum output current of $\hat{i} = \hat{l}_{\text{max}}$, a maximum switching loss *increase* of 14% occurs for $\phi = \pm 90^{\circ}$.

B. THIRD HARMONIC INJECTION WITH PHASE-SHIFTED CURRENT

To increase the modulation index in 3- Φ systems without affecting the sinusoidal shape of the line-to-line voltages (which define, for example, the mains or motor currents), we superimpose a harmonic voltage component with $3 \times$ the ac frequency. The amplitude of the harmonic component is selected as M/6 in order to achieve the maximal possible modulation index of $M = \frac{2}{\sqrt{3}} \approx 1.15$ (under the side condition of sinusoidal phase-to-phase voltages) [37].

Under these third harmonic injection conditions, the phase voltage is $u_{\rm a}(t) = M \frac{U_{\rm dc}}{2} \sin(\omega_{\rm ac}t) + \frac{M}{6} \frac{U_{\rm dc}}{2} \sin(3\omega_{\rm ac}t)$ and the corresponding current is $i_{\rm a}(t) = \hat{i} \sin(\omega_{\rm ac}t + \phi)$. The resulting switching frequency, following the derivation in Section II, is:

$$f_{\text{sw}}(t,\beta) = \frac{U_{\text{dc}}}{8L\hat{I}_{\text{max}}} \cdot \frac{1}{36\left[1 - \beta M^2 \sin^2(\omega_{\text{ac}}t)\right]} \cdot \left[36 - 36M^2 \sin^2(\omega_{\text{ac}}t) - M^2 \sin^2(3\omega_{\text{ac}}t) + 6M^2 \cos(4\omega_{\text{ac}}t) - 6M^2 \cos(2\omega_{\text{ac}}t)\right], \quad (27)$$

This switching frequency waveform is shown in Fig. 11, where we see two local maximas at $\omega_{ac}t_i = n\pi$ and $\omega_{ac}t_{ii} = \frac{\pi}{2} + n\pi$ with $n \in \mathbb{Z}$, as:

$$f_{\text{sw,max,i}}(t_i, \beta) = f_{\text{sw,max}} = \frac{U_{\text{dc}}}{8L\hat{f}_{\text{max}}}$$
 (28)

$$f_{\text{sw,max,ii}}(t_{\text{ii}}, \beta) = f_{\text{sw,max}} \cdot \frac{1 - \frac{25}{36}M^2}{1 - \beta M^2}.$$
 (29)

To continue to ensure $f_{\rm sw}(t,\beta) < f_{\rm sw,max}$, β must be restricted to values below 25/36 \approx 0.69 (or, equally, $\beta = 25/36$ corresponds to $f_{\rm sw,max} = f_{\rm sw,max,i} = f_{\rm sw,max,i}$). To consider




FIGURE 11. Average phase current i_a and the inductor current i_{La} over the AC period T_{ac} for full-load ($P_0 = 100\%$), partial-load ($P_0 = 50\%$), and no-load ($P_0 = 0\%$) conditions, and the corresponding local switching frequencies f_{sw} considering a third harmonic voltage component under S-TCM_{ii} (a) without a phase-shift and (b) with a phase-shift of $\phi = 45^\circ$.

S-TCM_{ii} under third harmonic injection, then, the modulation scheme behavior can be re-derived with $\beta = \frac{25}{36}(1 - \frac{\hat{i}}{\hat{f}_{\text{max}}})$, with the corresponding waveforms shown in Fig. 11. Again following the derivations of Section II (and with the same rms current, which is independent of ϕ), we find switching losses of:

$$P_{\text{sw}}(\beta = 0, \phi) = \frac{U_{\text{dc}}}{576L\hat{l}_{\text{max}}} \left[\left(144 - 74M^2 \right) \left(a + b\hat{l}_{\text{max}} + c\hat{l}_{\text{max}}^2 \right) + \left(72 - 37M^2 - 12M^2 \cos(2\phi) \right) c\hat{i}^2 \right]$$
(30)

and, with an arbitrary β :

$$P_{\text{sw}}(\beta, \phi) = \frac{U_{\text{dc}}}{576L\beta^4 \hat{I}_{\text{max}} M^6} \cdot \left\{ Aa + Bb \hat{I}_{\text{max}} + Cc \hat{I}_{\text{max}}^2 + 2 \left[D + E \cos(2\phi) \right] c\hat{i}^2 \right\}$$
(31)




FIGURE 12. Switching losses at different load phase angles ϕ relative to the switching losses at $\phi=0^\circ$ over output current with a third harmonic voltage component under the modulation scheme of S-TCM_{ii}. Considered operating parameters as given in Table 1.

with:

$$\begin{split} A &= 4\beta M^2 \left(16 - 64\beta M^2 + 51\beta^2 M^4\right) \\ &+ 4\beta M^2 \left(\frac{-16 + 72\beta M^2 - 81\beta^2 M^4 + 36\beta^3 M^4}{\sqrt{1 - \beta M^2}}\right), \\ B &= 2\beta^4 M^6 \left(72 - 37M^2\right), \\ C &= \beta^4 M^6 \left(144 - 74M^2 - 72\beta M^2 + 49\beta M^4\right), \\ D &= 16\beta M^2 - 64\beta^2 M^4 + 51\beta^3 M^6 \\ &+ \frac{-16\beta M^2 + 72\beta^2 M^4 - 81\beta^3 M^6 + 36\beta^4 M^6}{\sqrt{1 - \beta M^2}}, \\ E &= 32 - 144\beta M^2 + 166\beta^2 M^4 - 72\beta^3 M^4 - 14\beta^3 M^6 \\ &+ \frac{160\beta M^2 - 234\beta^2 M^4 + 72\beta^3 M^4 + 81\beta^3 M^6 - 36\beta^4 M^6 - 32}{\sqrt{1 - \beta M^2}}. \end{split}$$

At the maximum output current and with no phase-shift (Fig. 11(a)), the switching losses are almost identical to the case without a third-harmonic-voltage component (around 3.2 W per phase). The relative increase of switching losses across phase shift and output power under third harmonic injection is shown in Fig. 12, with the maximum of 10% for the considered design occurring again at $\hat{i} = \hat{I}_{max}$ and $\phi = \pm 90^{\circ}$.

REFERENCES

- IEEE 1547, "Standard for interconnecting distributed resources with electric power systems," 2008.
- [2] IEEE 519, "IEEE Recommended practices and requirements for harmonic control in electrical power systems," 1993.
- [3] CISPR 11, "Industrial, scientific and medical (ISM) radio-frequency equipment – electromagnetic disturbance – characteristics limits and methods of measurement," 2009.
- [4] BDEW Stdandard, "Technical guideline generating plants connected to the medium-voltage network," 2008.
- [5] D. O. Boillat, T. Friedli, J. Mühlethaler, J. W. Kolar, and W. Hribernik, "Analysis of the design space of single-stage and two-stage LC output filters of switched-mode AC power sources," in *Proc. IEEE Power Energy Conf. Illinois*, Feb. 2012, pp. 1–8.
- [6] C. R. Sullivan, B. A. Reese, A. L. F. Stein, and P. Aung Kyaw, "On size and magnetics: Why small efficient power inductors are rare," in *Proc. IEEE Int. Symp. 3D Power Electron. Integr. Manuf.*, Jun. 2016, pp. 1–23.

- [7] J. W. Kolar, J. Biela, S. Waffler, T. Friedli, and U. Badstuebner, "Performance trends and limitations of power electronic systems," in *Proc. IEEE Int. Conf. Integr. Power Electron. Syst.*, Mar. 2010, pp. 1–20.
- [8] D. Neumayr, D. Bortis, and J. W. Kolar, "The essence of the little box challenge - part A: Key design challenges & solutions," in Proc. CPSS Trans. Power Electron. Appl., vol. 5, no. 2, pp. 158–179, 2020.
- [9] C. P. Henze, H. C. Martin, and D. W. Parsley, "Zero-voltage switching in high frequency power converter using pulse width modulation," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Feb. 1988, pp. 33–40.
- [10] M. Kasper, R. Burkart, G. Deboy, and J. W. Kolar, "ZVS of power MOSFETs revisited," *Proc. IEEE Trans. Power Electron.*, vol. 31, no. 12, pp. 8063–8067, Dec. 2016.
- [11] R. Joensson, "A new switch circuit for frequency inverters," in *Proc. Int. Conf. Power Electron. Intell. Motion*, Dec. 1988, pp. 262–272.
- [12] J. G. Cho, D. Y. Hu, and G. H. Cho, "Three-phase sine-wave voltage source inverter using the soft switched resonant poles," in *Proc. IEEE Ind. Electron. Soc. Conf.*, Nov. 1989, pp. 48–53.
- [13] N. He, M. Chen, J. Wu, N. Zhu, and D. Xu, "20-kW zero-voltage-switching SiC-MOSFET grid inverter with 300 kHz switching frequency," *Proc. IEEE Trans. Power Electron.*, vol. 34, no. 6, pp. 5175–5190, Jun. 2019.
- [14] C. Marxgut, J. Biela, and J. W. Kolar, "Interleaved triangular current mode (TCM) resonant transition, single-phase PFC rectifier with high efficiency and high power density," in *Proc. IEEE Int. Power Electron.* Conf., Jun. 2010, pp. 1725–1732.
- [15] D. Leuenberger and J. Biela, "Comparison of a soft switched TCM T-type inverter to hard switched inverters for a 3-phase PV grid interface," in *Proc. Int. Power Electron. Motion Control Conf.*, Sep. 2012, pp. LS1d.1-1–LS1d.1-8.
- [16] N. Haryani, S. J. Ohn, J. Hu, P. Rankin, R. Burgos, and D. Boroyevich, "A novel ZVS turn-on triangular current mode control with phase synchronization for three level inverters," in *Proc. IEEE Energy Convers. Congr. Expo.*, Sep. 2018, pp. 2207–2214.
- [17] N. Haryani, B. Sun, and R. Burgos, "A novel soft switching ZVS, sinusoidal input boundary current mode control of 6-switch three-phase 2-level boost rectifier for active and active + reactive power generation," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2018, pp. 8–15.
- [18] N. Haryani, B. Sun, and R. Burgos, "ZVS turn-on triangular current mode (TCM) control for three-phase 2-level inverters with reactive power control," in *Proc. IEEE Energy Convers. Congr. Expo.*, Sep. 2018, pp. 4940–4947.
- [19] Z. Huang, Z. Liu, F. C. Lee, and Q. Li, "Critical-mode-based soft-switching modulation for high-frequency three-phase bidirectional AC-DC converters," *Proc. IEEE Trans. Power Electron.*, vol. 34, no. 4, pp. 3888–3898, Apr. 2019.
- [20] S. J. Ohn, N. Haryani, R. Burgos, and D. Boroyevich, "A simplified digital closed-loop current control of three-phase PV inverter operating in triangular conduction mode," in *Proc. IEEE Int. Power Electron.* Conf., May 2019, pp. 2027–2033.
- [21] M. Antivachis, P. Niklaus, D. Bortis, and J. W. Kolar, "Input / Output EMI filter design for three-phase ultra-high speed motor drive GaN inverter stage," in *Proc. CPSS Trans. Power Electron. Appl.*, 2020.
- [22] R. Joensson and I. Joensson, "PWM is obsolete technology from the '70s," in *Proc. Int. Conf. Power Electron. Intell. Motion*, May 2009, pp. 390–395.
- [23] B. Fan, Q. Wang, R. Burgos, A. Ismail, and D. Boroyevich, "Adaptive hysteresis current based ZVS modulation and voltage gain compensation for high-frequency three-phase converters," *Proc. IEEE Trans. Power Electron.*, vol. 36, no. 1, pp. 1143–1156, Jan. 2020.
- [24] S. Zhang, G. Lan, Z. Dong, and X. Wu, "A high efficiency two-stage ZVS AC/DC converter with all SiC MOSFET," in *Proc. IEEE Int. Power Electron. Conf.*, Jun. 2017, pp. 163–169.
- [25] Z. Huang, Z. Liu, F. C. Lee, Q. Li, and F. Xiao, "Critical-mode-based soft-switching modulation for three-phase inverters," in *Proc. IEEE Energy Conver. Congs. Expo.*, Oct. 2017, pp. 167–174.
- [26] Z. Huang, Z. Liu, F. C. Lee, Q. Li, and F. Xiao, "Critical-mode-based soft-switching modulation for three-phase rectifiers," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2018, pp. 16–23.
- [27] Z. Huang, Q. Li, and F. C. Lee, "Improved three-phase critical-mode-based soft-switching modulation technique with low leakage current for PV inverter application," in *Proc. IEEE Energy Conver. Congs. Expo.*, Oct. 2019, pp. 622–628.

- [28] J. Chen, D. Sha, J. Zhang, and X. Liao, "An SiC MOSFET based three-phase ZVS inverter employing variable switching frequency space vector PWM control," Proc. IEEE Trans. Power Electron., vol. 34, no. 7, pp. 6320-6331, Jul. 2019.
- [29] A. Amirahmadi, H. Hu, A. Grishina, F. Chen, J. Shen, and I. Batarseh, "Hybrid control of BCM soft-switching three-phase micro-inverter," in Proc. IEEE Energy Conver. Congs. Expo., Sep. 2012, pp. 4690–4695.
- [30] A. Amirahmadi et al., "Hybrid ZVS BCM current controlled threephase microinverter," Proc. IEEE Trans. Power Electron., vol. 29, no. 4, pp. 2124-2134, Apr. 2014.
- [31] D. Zhang, M. Guacci, M. Haider, D. Bortis, J. W. Kolar, and J. Everts, "Three-phase bidirectional buck-boost current DC-link EV battery charger featuring a wide output voltage range of 200 to 1000V," in Proc. IEEE Energy Conver. Congs., Expo., Oct. 2020, pp. 4555-4562.
- [32] M. Guacci et al., "Experimental characterization of silicon and gallium nitride 200V power semiconductors for modular/multi-level converters using advanced measurement techniques," Proc. IEEE J. Emerg. Sel. Top. Power Electron., vol. 8, no. 3, pp. 2238-2254, Sep. 2020.
- [33] P. Papamanolis, T. Guillod, F. Krismer, and J. W. Kolar, "Minimum loss operation and optimal design of high-frequency inductors for defined core and Litz wire," IEEE Open J. Power Electron., vol. 1, pp. 469-487, Sep. 2020.
- [34] A. M. Hava, R. J. Kerkman, and T. A. Lipo, "A high-performance generalized discontinuous PWM algorithm," Proc. IEEE Trans. Ind. Appl., vol. 34, no. 5, pp. 1059-1071, Sep. 1998.
- [35] L. Schrittwieser, J. W. Kolar, and T. B. Soeiro, "99% efficient threephase buck-type SiC MOSFET PFC rectifier minimizing life cycle cost in DC data center," Proc. CPSS Trans. Power Electron. Appl., vol. 2, no. 1, pp. 47–58, Jul. 2017.
- [36] N. Haryani, "Zero voltage switching (ZVS) turn-on triangular current mode (TCM) control for AC/DC and DC/AC converters," Ph.D. dissertation, Virginia Polytechnic Inst. State Univ., 2019.
- J. W. Kolar, H. Ertl, and F. C. Zach, "Minimization of the harmonic RMS content of the mains current of a PWM converter system based on the solution of an extreme value problem," in Proc. Int. Conf. Harmon. Power Syst., Oct. 1990, pp. 234-243.



MICHAEL HAIDER received the M.Sc. degree in electrical engineering from the Swiss Federal Institute of Technology (ETH Zurich), Zurich, Switzerland, in 2017. He is currently working toward the Ph.D. degree with the Power Electronic Systems Laboratory, ETH, focusing on single-to-three phase converter systems, power pulsation buffer concepts and electrical machines. His research interests include wide bandgap semiconductor device application and their integration into drive systems.



JON AZURZA ANDERSON received the B.Sc. degree in industrial technology engineering from TECNUN School of Engineering of the University of Navarra in 2014, the M.Sc. degree in electrical engineering from ETH Zurich (with distinction) in 2016, and the Ph.D degree in power electronics from ETH Zurich in 2020. In 2013 and 2014, he worked for Fraunhofer IIS in Nuremberg, Germany, developing software in the RFID & Radio Systems group. Since November 2016, he is with the Power Electronics Systems Laboratory (PES)

with ETH Zurich as a Scientific Assistant, focusing on ultra-high efficiency three-phase multi-level PWM converters.



SPASOJE MIRIĆ received the B.Sc. and M.Sc. degrees in electrical engineering from the University of Belgrade, Belgrade, Serbia, in 2012 and 2013, respectively. He is currently working toward the Ph.D. degree in electrical engineering with the Swiss Federal Institute of Technology (ETH) Zurich, Zurich, Switzerland. His research interests include novel electrical machine topologies, linear machines and bearingless motors for highly dynamic actuator systems.



NEHA NAIN received the B.E. degree in electrical and electronics engineering from the P.E.S Institute of Technology, Bangalore, India, in 2015, and the M.Sc. degree in electrical engineering and information technology from the Swiss Federal Institute of Technology (ETH), Zurich, Switzerland, in 2020. From July 2015 August 2018, she was with Texas Instruments working as Systems Engineer. In November 2020, she joined the Power Electronic Systems Laboratory (PES), ETH Zurich as the Ph.D. Student, focusing on compact, highefficiency DC/AC and AC/AC power converters based on wide band-gap

power semiconductors.



GRAYSON ZULAUF received the B.A. degree in engineering sciences, the B.E. degree in electrical engineering with highest (Hons.) from the Thayer School of Engineering, Dartmouth College, Hanover, NH, USA, in 2012 and 2013, the Ph.D. degree in electrical engineering from Stanford University, Stanford, CA, USA, in 2020 respectively and the M.S. degree in electrical engineering from Stanford University, Stanford, CA, USA, in 2018. From 2013 to 2016, he was an Electrical Engineer and Product Manager with Motiv Power Systems.

In 2019, he was an Academic Guest with the Power Electronics Systems Laboratory, ETH Zurich as a ThinkSwiss Research Fellow. He is currently an Activate/Cyclotron Road Fellow at Berkeley National Lab.



JOHANN W. KOLAR received the M.Sc. degree in industrial electronics and control engineering and the Ph.D. degree in electrical engineering (summa cum laude/promotio sub auspiciis praesidentis rei publicae) from the Vienna University of Technology, Austria, in 1997 and 1999, respectively. Since 1984, he has been working as Independent Researcher and International Consultant in close collaboration with the Vienna University of Technology, in the fields of power electronics, industrial electronics and high performance drive systems.

He is currently a Full Professor and the Head of the Power Electronic Systems Laboratory with the Swiss Federal Institute of Technology (ETH) Zurich. He has proposed numerous novel PWM converter topologies, modulation and control concepts, multi-objective power electronics design procedures, etc. and has supervised more than 75 Ph.D. students. He has authored or coauthored more than 900 scientific papers in international journals and conference proceedings, four book chapters, and has filed more than 190 patents. He has presented more than 30 educational seminars at leading international conferences, has served as IEEE PELS Distinguished Lecturer from 2012 through 2016, and has received 36 IEEE Transactions and Conference Prize Paper Awards, the 2014 IEEE Power Electronics Society R. David Middlebrook Achievement Award, the 2016 IEEE William E. Newell Power Electronics Award, the 2016 IEEE PEMC Council Award, and two ETH Zurich Golden Owl Awards for excellence in teaching. He has initiated and/or is the Founder of 4 ETH Spin-off companies. The focus of his current research is on ultra-compact and ultra-efficient SiC and GaN converter systems, ANN-based power electronics components and systems design, solid-state transformers, power supplies on chip, as well as ultra-high speed and ultra-light weight drives, bearingless motors, and energy harvesting.



DEHONG XU was born in China, in 1961. He received the B.S., M.S., and Ph.D. degrees from the Department of Electrical Engineering, Zhejiang University, Hangzhou, China, in 1983, 1986, and 1989, respectively. Since 1996, he has been with the College of Electrical Engineering, Zhejiang University, China, as a Full Professor. From June 1995 to May 1996, he was a Visiting Scholar with the University of Tokyo, Tokyo, Japan. From June to December 2000, he was a Visiting Professor with CPES of Virginia Tech, Blacksburg, VA,

USA. He has authored or coauthored six books and more than 200 IEEE Journal or Conference papers. He owns more than 30 Chinese patents and three U.S. patents. From February to April 2006, he was a Visiting Professor with ETH, Zürich, Switzerland. His current research interests include power electronics topology and control, power conversion for energy saving, and renewable energy. Dr. Xu was the recipient of four IEEE journal or conference paper awards. In 2016, he was the recipient of the IEEE PELS R. D. Middlebrook Achievement Award. Since 2013, he has been the President of the China Power Supply Society. He is an At-Large Adcom Member of the IEEE Power Electronics Society from 2017 to 2019. He is an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS. He was the IEEE PELS Distinguish Lecturer from 2015 to 2018.



GERALD DEBOY received the M.Sc. and Ph.D. degree in physics from the Technical University Munich in 1991 and 1996, respectively. He joined Infineon Technologies AG in 1994 and is currently heading a group looking into opportunities and requirements for emerging applications. He has authored and coauthored more than 70 papers in national and international journals including contributions to three student text books. He holds more than 60 granted international patents and has more applications pending.