

Received 31 December 2023; revised 3 February 2024; accepted 6 February 2024. Date of publication 14 February 2024; date of current version 13 March 2024. The review of this article was arranged by Associate Editor Xiaoqing Song. *Digital Object Identifier 10.1109/OJPEL.2024.3365830*

Paralleled SiC MOSFETs Circuit Breaker With a SiC MPS Diode for Avalanche Voltage Clamping

TARO TAKAMORI [1](https://orcid.org/0000-0002-0042-313X) (Graduate Student Member, IEEE), KEIJI WADA [1](https://orcid.org/0000-0002-8590-8813) (Senior Member, IEEE), WATARU SAITO [2](https://orcid.org/0000-0001-9700-6713) (Senior Member, IEEE), AND SHIN-ICHI NISHIZAWA [2](https://orcid.org/0000-0001-5793-4443) (Member, IEEE)

> ¹Department of Electrical Engineering and Computer Science, Tokyo Metropolitan University, Tokyo 191-0065, Japan 2Research Institute for Applied Mechanics, Kyushu University, Fukuoka 816-8580, Japan

> > CORRESPONDING AUTHOR: TARO TAKAMORI (e-mail: [t.takamori@ieee.org\)](mailto:t.takamori@ieee.org)

This work was supported by the Japan Science and Technology Agency (JST), Support for Pioneering Research Initiated by the Next Generation (SPRING) under Grant JPMJSP2156.

ABSTRACT This paper proposes a solid-state circuit breaker comprising silicon carbide (SiC) MOSFETs and a SiC diode, based on the principle of avalanche voltage clamping. The key challenge in realizing a solidstate circuit breaker lies in reducing conduction loss. A parallel connection of power semiconductor devices is the suitable configuration that can meet these requirements. However, in such a configuration, the current balance during cutoff operation may be affected by the variation in the breakdown voltage characteristics of the power semiconductor devices. To address this issue, the proposed circuit breaker employs clamping with a SiC merged pin Schottky (MPS) diode, with high avalanche tolerance and robust characteristics under repetitive avalanche events. The effectiveness of the proposed solid-state circuit breaker is validated through experiments conducted in an unclamped inductive switching (UIS) test circuit using a 400-V, 50-A DC distribution system. Eventually, the demonstrations indicate that the SiC diode clamping method contributes to more compact implementations for solid-state circuit breakers.

INDEX TERMS Avalanche breakdown, clamping component, parallel connection, silicon carbide, solid-state circuit breaker, unclamped inductive switching.

I. INTRODUCTION

High-performance DC circuit breakers are necessary to attain high reliability in electric vehicles (EVs), aircraft applications, and low-voltage DC (LVDC) distribution systems [\[1\],](#page-8-0) [\[2\],](#page-8-0) [\[3\].](#page-8-0) The performance requirements for safety equipment in the DC distribution systems include robustness, high cutoff speed when detecting over-currents, and an increased number of repetitive cutoff operations. However, mechanical circuit breakers, which are widely used in existing DC systems, have problems with slow interrupting speed and contact degradation.

As part of the solution to these problems, solid-state circuit breakers have been widely discussed [\[4\],](#page-8-0) [\[5\],](#page-8-0) [\[6\],](#page-8-0) [\[7\].](#page-8-0) They offer several advantages, including compactness, fast current cutoff, and robustness against repetitive uses. These features make them preferable compared to conventional mechanical circuit breakers. Furthermore, these technologies can be applied as multifunctionality and power flow control functions for future DC distribution systems [\[8\],](#page-8-0) [\[9\],](#page-8-0) [\[10\],](#page-8-0) [\[11\].](#page-8-0)

Silicon carbide (SiC) power semiconductor devices exhibit excellent characteristics of low on-resistance and low failure risk in high junction-temperature environments when compared to Si power semiconductor devices [\[12\],](#page-8-0) [\[13\],](#page-8-0) [\[14\].](#page-8-0) SiC MOSFETs exhibit these advantages and are one of the leading candidates used in solid-state circuit breakers.

DC circuit breakers serve as the main current path during the steady-state operation of the DC distribution system. During this state, the power devices incur conduction losses because of the on-resistance. Therefore, in solid-state circuit breakers, many power devices should be connected in parallel to share the current to reduce the conduction loss [\[15\],](#page-8-0) [\[16\].](#page-8-0)

Simultaneously, the circuit breaker faces substantial energy burdens due to the unclamped inductive loads switching, leading to avalanche breakdown in power semiconductor devices. Major manufacturers and researchers have discussed the avalanche behavior of SiC MOSFETs leveraging the latest power semiconductor technology [\[17\],](#page-8-0) [\[18\],](#page-8-0) [\[19\],](#page-8-0) [\[20\],](#page-8-0) [\[21\],](#page-8-0) [\[22\],](#page-8-0) [\[23\].](#page-8-0) These discussions revolve around extending the design possibilities of power electronics circuits, including device usage that allows a certain extent of avalanche operation while prioritizing reliability [\[18\].](#page-8-0) Based on this discussion, a design method emerges where SiC power semiconductor devices in a solid-state circuit breaker absorb the cutoff energy themselves [\[19\].](#page-8-0)

However, in the case of the parallel connection configuration, a current imbalance issue occurs in power semiconductor devices. The phenomenon is caused by the breakdown voltage characteristics of paralleled power devices [\[24\],](#page-8-0) [\[25\],](#page-8-0) [\[26\].](#page-8-0) Such operations create high thermal conditions biased toward devices with lower breakdown voltage characteristics. Simultaneously, repetitive avalanche breakdown events lead to the degradation of the gate-oxide in SiC MOSFETs, resulting in decreased switching performance and reliability [\[27\],](#page-8-0) [\[28\],](#page-8-0) [\[29\].](#page-8-0) To address this issue, voltage clamping components are employed to counteract the current imbalance issue to avoid biased stress on the power semiconductor devices.

To reduce the burden on power semiconductor devices, voltage clamping components such as metal-oxide varistors (MOVs) [\[30\],](#page-8-0) [\[31\],](#page-8-0) [\[32\],](#page-8-0) and parallel and/or series connected transient voltage suppression (TVS) diodes [\[33\],](#page-8-0) [\[34\],](#page-9-0) as well as snubber circuits [\[35\]](#page-9-0) are widely discussed to improve cutoff capability and reliability. In the methods, immediately after the current cutoff, the clamping components consume the energy, instead of the power devices. However, MOVs have several issues about degradation through repetitive uses [\[32\],](#page-8-0) [\[36\]](#page-9-0) and bulky volume. Additionally, multiple TVS diodes require more mounting area than a single device chip to achieve the same breakdown voltage [\[37\],](#page-9-0) contributing to higher costs for these implementations. Therefore, these considerations are necessary for achieving more compact module-based solidstate circuit breakers.

SiC merged pin Schottky (MPS) diodes exhibit excellent performance under high surge current events and possess a high avalanche capability [\[38\],](#page-9-0) [\[39\].](#page-9-0) Furthermore, the diodes exhibit beneficial properties in resisting device degradation under repetitive avalanche stress [\[40\],](#page-9-0) [\[41\].](#page-9-0) These attributes render the SiC diodes well-suitable for managing energy dissipation in solid-state circuit breakers for LVDC distribution systems. Moreover, the clamping component use of a single chip contributes to excellent implementation, playing a significant role in the miniaturization of solidstate circuit breakers. The previous paper [\[16\]](#page-8-0) focused on the application of the diode clamping method to address current imbalance issues. It lacked discussion on component design, circuit implementation, and clamp performance issues.

This paper proposes a circuit breaker comprising paralleled SiC MOSFETs with a SiC MPS diode for avalanche voltage clamping. To discuss the current imbalance issue during avalanche operation, devices with varying breakdown characteristics are verified using two paralleled SiC MOS-FETs without clamping components. The results show that the breakdown voltage difference must be suppressed to less than 0.9% of the rated voltage of 1.2-kV SiC MOSFETs. To address this issue, the proposed solid-state circuit breaker incorporates clamping by the SiC MPS diode, which has a breakdown voltage lower than that of SiC MOSFETs. Therefore, during the cutoff period, all current flows through the SiC diode, enabling the circuit breaker to achieve both low conduction loss and avalanche capability in all states of operation. Additionally, a comparison of voltage clamping components shows that the SiC diode clamping method offers a mounting volume advantage over MOVs designed for the same cutoff condition. The proposed method is verified through unclamped inductive switching (UIS) tests conducted on 400-V, 50-A DC distribution systems.

II. UNCLAMPED INDUCTIVE SWITCHING CONDITION

Fig. [1](#page-2-0) shows a configuration of the UIS test circuit and ideal waveforms. Due to the energy stored in the wiring inductance in the DC distribution system, the avalanche breakdown of power devices must be modeled to evaluate solid-state circuit breakers. Thus, the UIS test circuit is suitable for evaluating the avalanche breakdown phenomenon in a solid-state circuit breaker.

During steady-state, a gate-source voltage v_{gs} remains onstate. The drain current i_d is equivalent to the cutoff current i_L . The drain current i_d is designed to flow at a maximum cutoff current *I*L.

The cutoff operation starts at T_1 , and the gate-source voltage *v*gs switches to the off-state. Due to the avalanche breakdown phenomenon, the drain-source voltage v_{ds} reaches the breakdown voltage *V*_{BD(MOS)} beyond the rated voltage *V*_{DSS(MOS)}. After that, the magnetic energy of the line inductance affects the power device.

The avalanche energy E_{AV} is given by

$$
E_{\rm AV} = \frac{1}{2} L I_{\rm L}^2 \frac{V_{\rm BD(MOS)}}{V_{\rm BD(MOS)} - V_{\rm DD}} \,[\text{J}],\tag{1}
$$

where $V_{\text{BD(MOS)}}$ is the breakdown voltage of a MOSFET, *L* is the inductance, and V_{DD} is the input DC voltage. The obtained avalanche energy E_{AV} is given by

$$
E_{\rm AV} = \int_{T_1}^{T_2} v_{\rm ds}(t) i_{\rm d}(t) \mathrm{d}t \,\mathrm{[J]} \tag{2}
$$

$$
=\int_{T_1}^{T_2} p_{\text{MOS}}(t)dt \,[\text{J}],\tag{3}
$$

where p_{MOS} is the dissipated power of the MOSFET. The peak value of p_{MOS} is observed as $V_{BD(MOS)}I_L$ when the cutoff operation starts.

FIGURE 1. UIS test: (a) circuit configuration and (b) waveforms.

After the avalanche energy E_{AV} in the power devices has been completely consumed at T_2 , the avalanche current converges to zero and the cutoff operation is complete. In the case of the solid-state circuit breaker, all the avalanche energy E_{AV} generated during cutoff operation is consumed by the power devices.

III. PARALLEL CONNECTED DEVICES FOR A SOLID-STATE CIRCUIT BREAKER

A. CURRENT IMBALANCE DUE TO VARIATIONS IN INDIVIDUAL DEVICE CHARACTERISTICS

Fig. 2 shows the circuit configurations and waveforms of a paralleled MOSFETs circuit breaker. When the distribution system is in steady-state operation, the rise in self-heating due to the conduction losses in the power devices must be suppressed. Therefore, it is essential to reduce the breaker's on-resistance $R_{\text{breaker}(on)}$ by power devices connected in parallel. During the period before T_1 , the current flows as a steady-state. During this operation, a conduction loss *P*on is generated by the breaker's voltage drop $V_{\text{breaker}(on)}$. The conduction loss of the circuit breaker *P*on is given by

$$
P_{\text{on}} = I_{\text{L}}^2 R_{\text{breaker(on)}} \text{[W]},\tag{4}
$$

FIGURE 2. Paralleled MOSFETs circuit breaker: (a) configurations and (b) waveforms.

Because the *R*_{breaker(on)} of a circuit breaker connected in parallel can be reduced by the power device connected in parallel,

$$
R_{\text{breaker}(on)} = \frac{R_{\text{ds}(on)}}{N} [\Omega], \tag{5}
$$

where $R_{\text{ds}(on)}$ is the drain–source on-resistance of the device and *N* is the number of power devices connected in parallel. Therefore, the more power devices that are connected in parallel, the lower the loss that occurs. The conduction loss *P*on affects the thermal design of the device during steady-state operation. The current balance during the steadystate depends on the on-resistance of the power devices or the resistance due to the wire and soldered mounting. The variation in on-resistance, among the few commercially available power devices, does not affect the current balance significantly.

During the cutoff operation, the solid-state circuit breaker is in avalanche operation. However, the current balance during the cutoff operation is affected by the difference in the breakdown voltage characteristics of the power semiconductor devices. Therefore, it is correspondingly difficult to prepare the suitable breakdown voltage characteristics of power devices.

FIGURE 3. Device characteristics of 25 SiC MOSFETs.

TABLE 1. Measurement Results of DUTs Characteristics

Device	$V_{\rm BD}$	$\Delta V_{\rm BD}$	$R_{\text{ds}(on)}$
Qд	1468 V		$37.5 \,\mathrm{m}\Omega$
Or	1467 V	1.0 V	$37.6 \,\mathrm{m}\Omega$
O_C	1458 V	10V	$37.8 \text{ m}\Omega$
On	1449 V	19 _V	$37.8 \text{ m}\Omega$
Oe	1440 V	28 V	$40.4 \text{ m}\Omega$
$\rm O_F$	1431 V	37 V	$39.0 \,\mathrm{m}\Omega$
Og	1419 V	49 V	$38.5 \,\mathrm{m}\Omega$

B. EXPERIMENTAL INVESTIGATION

Fig. 3 shows the measurement results of the 1.2-kV rated SiC MOSFETs (Infineon IMW120R030M1H [\[42\]\)](#page-9-0) and Table 1 lists the measurement results of devices under test (DUTs) selected for the experiments. Each power device was measured using a semiconductor curve tracer (Iwatsu CS-3200). Twenty-five SiC MOSFET samples exhibited breakdown differences of up to 62 V (marked with red and blue circles in Fig. 3). This voltage value corresponds to 5.1% compared to the device rating. Among these devices, the breakdown voltages V_{BD} of various conditions are in the following Table 1 that verified the impact of the device characteristics on the current balance. The experimental circuit consisted of input voltage $V_{\text{DD}} = 400$ V, an air-core inductance $L = 300$ µH, and cutoff current $I_L = 50$ A. The investigations are based on two MOSFETs connected in parallel with an UIS test circuit.

Fig. 4 shows the experimental results of the investigation of the current imbalance with two paralleled SiC MOSFETs. Fig. $4(a)$ shows the result of using devices with the same characteristics with breakdown voltage difference $\Delta V_{\text{BD}} =$ 1.0 V (0.08% compared to the rated voltage). In the case of using the same characteristics devices, until the cutoff operation is initiated, the drain currents i_d flow equally. The current balance during the steady-state is affected by the on-resistance $R_{\text{ds}(on)}$ and the mounting soldering of devices.

FIGURE 4. Experimental results of the investigation of the current imbalance with paralleled SiC MOSFETs with (a) same characteristics and (b) different characteristics.

The gate-source voltages v_{gs} are set to zero, and the cutoff operation starts. The breaker voltage *v*breaker immediately reaches the breakdown voltage V_{BD}. During the transition period to the avalanche breakdown, the energy consumption of the devices is still low because the breaker voltage *v*breaker has not reached the breakdown voltage *V*_{BD}. During the cutoff operation, the breaker voltage *v*breaker reaches the breakdown voltage V_{BD} . The cutoff current I_L gradually comes to zero

FIGURE 5. Influence of the sharing avalanche energy as a function of the difference in breakdown voltages.

TABLE 2. Comparison of the Shared Avalanche Energy Using Devices With Various Breakdown Voltage Differences

Case	Device	$E_{\rm AV}$
	ОA	$230.6 \,\mathrm{mJ}$
$ \Delta V_{\rm BD} = 1.0 \text{ V}$	Or	227.9 _{mJ}
$ \Delta V_{\rm RD} = 49$ V	ОA	$167.5 \,\mathrm{mJ}$
		292.4 mJ

as avalanche energy is consumed by the MOSFETs. Regarding the current balance during the cutoff operation, the currents are always equally shared between the MOSFETs. As such, the consumed avalanche energy E_{AV} is also shared equally.

Conversely, Fig. [4\(b\)](#page-3-0) shows the result of using different characteristics devices with the breakdown difference $\Delta V_{\rm BD}$ = 49 V (4.0% compared to the rated voltage). In the case of using different devices, during the cutoff operation, the drain current is biased toward device Q_G , which has a lower breakdown voltage V_{BD} . The current balance is temporarily $i_{dA} = 1.34$ A and $i_{dG} = 48.6$ A, indicating the current bias. However, the shared current gradually approaches equilibrium after about 2.5 µs. The breakdown voltage tends to increase the voltage value due to the device heating under the avalanche operation, results become equal to V_{BD} , and explains the progressive shift in drain currents [\[25\].](#page-8-0) Nevertheless, the current imbalance phenomenon affects the overall consumed avalanche energy and results in imbalanced thermal and avalanche stress.

Fig. 5 shows a summary of the measured sharing of avalanche energy consumption measured with breakdown voltage variations and Table 2 lists a summary of the results. The result shows a nearly linear correlation between energy sharing defects and breakdown voltage characteristic differences. The avalanche energy sharing ratio is impacted by 0.84% per breakdown voltage difference $\Delta V_{\rm BD} = 1.0$ V. Therefore, the breakdown voltage difference $\Delta V_{\rm BD}$ must be suppressed to less than 0.9% of the rated voltage of the SiC MOSFET to limit current imbalance to within 10%. Allowing such a current imbalance is deemed unacceptable in the circuit

FIGURE 6. Paralleled MOSFETs circuit breaker with a clamping component: (a) configurations and (b) waveforms.

breaker, as the application of avalanche energy under these conditions promotes the degradation of SiC MOSFETs [\[27\],](#page-8-0) [\[28\],](#page-8-0) [\[29\].](#page-8-0)

IV. VOLTAGE CLAMPING COMPONENT SELECTION FOR ADDRESSING CURRENT IMBALANCE ISSUE *A. ROLE AND DESIGN CONCEPT OF THE CLAMPING*

COMPONENT

Although paralleled SiC MOSFETs have sufficient avalanche capability for DC circuit breakers, a challenge in energy sharing during the cutoff operation. Therefore, a clamping component is needed to divert the cutoff current and consume the energy.

Fig. 6 shows circuit configurations and waveforms of the solid-state circuit breaker with a clamping component. In this scenario, the discussion centers around the use of an MOV or a SiC MPS diode as the clamping component.

The clamping component should be rated with a clamping voltage lower than that of the SiC MOSFET rating. Accordingly, the clamp voltage of the clamping component V_{Clamp} must ensure that

$$
V_{\rm DD} < V_{\rm Clamp} < V_{\rm DSS(MOS)}.\tag{6}
$$

It is also required for the clamping components to have a rated voltage rating that maintains the input DC voltage at the

FIGURE 7. Picture of a MOV and a SiC MPS diode for the clamping components.

TABLE 3. Characteristics Comparison of the Components

		MOV	SiC MPS diode
	DC rated voltage	560 V	650 V
	Clamp voltage	1120 V	$930.4 V^*$
	Energy capability	90 J	841 mJ
Size**	Package	$14.0 \times 14.4 \times 6.10$	$15.9 \times 20.9 \times 5.02$
	Element	$13.0 \times 13.0 \times 2.71$	$3.90 \times 3.50 \times 0.40$

* Measured breakdown voltage

** width \times height \times depth [mm]

steady-state. Therefore, the clamping component is required to have

$$
V_{\rm DD} < V_{\rm Rated(DC)},\tag{7}
$$

where $V_{\text{Rated}(\text{DC})}$ represents the DC rated voltage of the clamping component. Additionally, the clamping components must possess sufficient energy capability for cutoff operations to the condition as

$$
E_{\rm CO} = \int_{T_1}^{T_2} v_{\rm Clamp}(t) i_{\rm d}(t) dt [J],
$$
 (8)

where E_{CO} represents the cutoff energy consumed by the devices, and *v*_{Clamp} is the transient clamp voltage.

Considering the long-wiring inductance expected in the DC distribution system, the cutoff energy increases accordingly. Therefore, the energy capability of clamping components should be designed considering the scale of DC distribution systems. The design conditions in this paper are an input voltage $V_{DD} = 400$ V, cutoff current $I_L = 50$ A, and wire inductance $L = 300 \mu H$.

B. COMPARISON DISCUSSION

Fig. 7 shows a picture of selected MOV (TDK B72214S0421K101 [\[43\]\)](#page-9-0) and SiC MPS diode (GeneSiC GC50MPS06-247 [\[44\]\)](#page-9-0) as clamping components, Table 3 lists a comparison of their characteristics. These components satisfy the design requirements (6) – (8) .

It is important to highlight the difference in size between these components. While the packages have similar dimensions for the MOV and the SiC MPS diode, an examination of the internal elements shows that the semiconductor chip

TABLE 4. Feature Comparison of the Voltage Clamping Components

TABLE 5. Measurement Results of the DUTs Characteristics

* Measured at leakage current region.

volume of the SiC MPS diode is only 1.51% of that of the MOV disc. As an alternative, using multiple TVS diodes connected in parallel and/or series has been discussed as a similar solution. This method provides more flexibility in designs than MOVs because TVS diodes are available in various clamp voltage lineups [\[45\].](#page-9-0) However, achieving the desired clamping voltage and energy capability requires the use of multiple devices. Therefore, the appropriate approach involves employing multiple TVS diodes for energy consumption and voltage clamping [\[33\],](#page-8-0) [\[34\],](#page-9-0) resulting in additional mounting volumes.

On the contrary, the clamping method using the SiC MPS diode surpasses others regarding implementation, as the cutoff energy is consumed without the need for sharing among multiple devices. In comparison to the Si material, the use of SiC material provides the clamping diodes with sufficient avalanche capability specifically designed for solid-state circuit breakers. Furthermore, the SiC MPS diodes indicated negligible fluctuations in electrical characteristics even after repetitive UIS events [\[40\],](#page-9-0) [\[41\],](#page-9-0) signifying their suitability for long-term usage. These contributions are valuable for prototypes integrating solid-state circuit breakers into high-density power module-based implementations for applications requiring repetitive cutoff uses. Table 4 lists a summary of the features of the clamping components.

V. EXPERIMENTAL RESULTS

Fig. [8](#page-6-0) shows the experimental circuit configuration and a picture of the experimental setup. The demonstrated circuit configuration is based on the UIS test. The circuit consists of three 1.2-kV rated SiC MOSFETs (Infineon IMW120R030M1H $[42]$) Q_H-Q_J connected in parallel, voltage clamping component MOV [\[43\]](#page-9-0) or SiC MPS diode [\[44\],](#page-9-0) gate resistances $R_g = 47 \Omega$, an air-core inductance $L =$ 300 μ H, a DC voltage source $V_{DD} = 400$ V, and cutoff current I_L was set to 50 A.

Table 5 lists the measurement results of the device characteristics of the DUTs. The SiC MOSFETs Q_H-Q_I had a

 (b)

FIGURE 8. Experimental setup: (a) circuit configuration and (b) picture of the circuit board.

breakdown voltage difference $\Delta V_{\rm BD}$ of up to 62 V, which corresponds to 5.1% of the rated voltage of the SiC MOSFET. To reduce the conduction losses and verify the current balance of the parallel connected devices, three MOSFETs were used in the prototype circuit.

Fig. 9 shows the experimental results of a paralleled SiC MOSFETs circuit breaker without the clamping component. When the breakdown voltage characteristics are different, the currents are not balanced. The cutoff energies consumed by the MOSFETs were calculated to be 82.5 mJ, 151 mJ, and 225 mJ. From the result, the difference in breakdown voltage characteristics affects the bias of cutoff energy consumption and results in imbalanced avalanche stress.

Fig. [10](#page-7-0) shows the results of the experiment conducted on a solid-state circuit breaker with an MOV serving as a voltage clamping component. At the onset of the cutoff operation, the breaker voltage *v*breaker reaches the clamp voltage of the MOV $V_{\text{Clamp}} = 1138$ V, diverting the current flows through the MOV, instead of the paralleled MOSFETs. Consequently, the breaker voltage *v*breaker continues to be clamped by the MOV with non-linearity. During this time, the avalanche current flows through the MOV, consuming the cutoff energy. Therefore, the paralleled MOSFETs avoid consuming the energy. In contrast, the calculated cutoff energy consumed by the MOV is 571 mJ.

Fig. [11](#page-7-0) shows the results of the experiment conducted on with the SiC MPS diode clamping. At the initiation of

FIGURE 9. Experimental results of the case without the clamping component using MOSFETs with different breakdown characteristics.

TABLE 6. Comparison of the Shared Cutoff Energy With Each Clamping Method

Clamping method	Device	$E_{\rm CO}$
	Qн	82.5 mJ
Without	Oт	151 mJ
	$Q_{\rm I}$	225 mJ
	Qн	5.00 _m
With MOV	Qі	$2.22 \,\mathrm{mJ}$
	Qı	$1.15 \,\mathrm{mJ}$
	MOV	571 mJ
	Oн	$4.07 \,\mathrm{mJ}$
With diode	Oг	$2.30 \,\mathrm{mJ}$
	Oг	4.33 mJ
	SiC MPS diode	550 mJ

the cutoff operation, the breaker voltage *v*breaker reaches the breakdown voltage of the SiC MPS diode, and the current flows through the SiC MPS diode similarly to using the MOV. However, in the case of the SiC diode clamping method, the breaker voltage *v*breaker remains almost constant at the breakdown voltage $V_{BD(Diode)} = 984$ V during the cutoff operation. Consequently, the calculated cutoff energy consumed by the diode is 550 mJ. The diode rated avalanche energy is 841 mJ [\[44\],](#page-9-0) indicating that the diode maintains a margin of avalanche energy. These experimental results show that the SiC MPS diode can withstand a cutoff of up to 50-A without device destruction. Moreover, the diode clamping performs comparably to the MOV clamping method.

 $5 \mu s$

 200 ns

FIGURE 10. Experimental results of solid-state circuit breaker with a MOV clamping: (a) cutoff operation and (b) expanded waveforms.

Table [6](#page-6-0) lists a summary of the shared cutoff energy using different methods and Table 7 lists the comparison of cutoff energy densities with each voltage clamping component under the same cutoff condition. From the perspective of the energy consumption densities, the SiC MPS diode method demonstrated a significant improvement, approximately

FIGURE 11. Experimental results of solid-state circuit breaker with a SiC MPS diode clamping: (a) cutoff operation and (b) expanded waveforms.

TABLE 7. Experimental Results of Consumption Energy Densities

Component	Cutoff energy	Size	Energy density
MOV	571 m.I	359 mm^3	1.58 J/cm^3
SiC MPS diode	550 m.I	5.46 mm^3	100 J/cm^3

63.5 times better than the MOV method under the same cutoff condition. Therefore, using the SiC diode as a clamping component contributes to achieving high cutoff energy density and facilitates the miniaturization of solid-state circuit breakers.

VI. CONCLUSION

This paper proposed a solid-state circuit breaker comprising paralleled SiC MOSFETs and a SiC MPS diode for avalanche voltage clamping. The experimental results reveal that the circuit breaker effectively addresses the current imbalance issue in the case of 1.2-kV SiC MOSFETs under UIS tests conducted with a 400-V, 50-A DC distribution system. Simultaneously, the proposed solid-state circuit breaker was clamped by a single chip SiC diode consuming the cutoff energy. Thus, the SiC diode possesses sufficient avalanche capability to serve as a voltage clamping component in solid-state circuit breakers. Moreover, the SiC diode clamping method demonstrates a 63.5 times higher consumption energy density than the MOV clamping method while providing comparable clamp performance. The demonstration indicates more compact implementations for solid-state circuit breakers.

REFERENCES

- [1] F. Blaabjerg, Y. Yang, K. A. Kim, and J. Rodriguez, "Power electronics technology for large-scale renewable energy generation," *Proc. IEEE*, vol. 111, no. 4, pp. 335–355, Apr. 2023.
- [2] L. Xu et al., "A review of DC shipboard microgrids—Part I: Power architectures, energy storage, and power converters," *IEEE Trans. Power Electron.*, vol. 37, no. 5, pp. 5155–5172, May 2022.
- [3] G. Buticchi, S. Bozhko, M. Liserre, P. Wheeler, and K. Al-Haddad, "On-board microgrids for the more electric aircraft—Technology review," *IEEE Trans. Ind. Electron.*, vol. 66, no. 7, pp. 5588–5599, Jul. 2019.
- [4] R. Rodrigues, Y. Du, A. Antoniazzi, and P. Cairoli, "A review of solidstate circuit breakers," *IEEE Trans. Power Electron.*, vol. 36, no. 1, pp. 364–377, Jan. 2021.
- [5] Y. Sato, Y. Tanaka, A. Fukui, M. Yamasaki, and H. Ohashi, "SiC-SIT circuit breakers with controllable interruption voltage for 400-V DC distribution systems," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2597–2605, May 2014.
- [6] N. Boettcher and T. Erlbacher, "A monolithically integrated SiC circuit breaker," *IEEE Electron Device Lett.*, vol. 42, no. 10, pp. 1516–1519, Oct. 2021.
- [7] T. Takamori, K. Wada, W. Saito, and S. -I. Nishizawa, "Solid-state circuit breaker with avalanche robustness using series-connection of SiC diodes," in *Proc. 11th Int. Conf. Power Electron. ECCE Asia*, 2023, pp. 3212–3216.
- [8] T. Dragičević, X. Lu, J. C. Vasquez, and J. M. Guerrero, "DC microgrids—Part II: A review of power architectures, applications, and standardization issues," *IEEE Trans. Power Electron.*, vol. 31, no. 5, pp. 3528–3549, May 2016.
- [9] T. Takamori, K. Wada, N. Boettcher, T. Erlbacher, W. Saito, and S. -I. Nishizawa, "Adjustable current limiting function with a monolithically integrated SiC circuit breaker device," *IEEE Trans. Ind. Appl.*, vol. 59, no. 5, pp. 6427–6435, Sep./Oct. 2023.
- [10] D. Marroquí, J. M. Blanes, A. Garriós, and R. Gutiérrez, "Self-powered 380 V DC SiC solid-state circuit breaker and fault current limiter," *IEEE Trans. Power Electron.*, vol. 34, no. 10, pp. 9600–9608, Oct. 2019.
- [11] P. Purgat, A. Shekhar, Z. Qin, and P. Bauer, "Low-voltage dc system building blocks: Integrated power flow control and short circuit protection," *IEEE Ind. Electron. Mag.*, vol. 17, no. 1, pp. 6-20, Mar. 2023.
- [12] X. She, A. Q. Huang, Ó. Lucía, and B. Ozpineci, "Review of silicon carbide power devices and their applications," *IEEE Trans. Ind. Electron.*, vol. 64, no. 10, pp. 8193–8205, Oct. 2017.
- [13] Y. Funaki and K. Wada, "Gate drive circuit implementation for parallel connection of power devices considering parasitic inductance," *IEEJ J. Ind. Appl.*, vol. 12, no. 2, pp. 176–182, Mar. 2023.
- [14] S. -I. Hayashi and K. Wada, "Design a continuous switching test circuit for power devices to evaluate reliability," *IEEJ J. Ind. Appl.*, vol. 11, no. 1, pp. 108–116, Jan. 2022.
- [15] S. Zhao et al., "Compact wireless energy pick-up system coupled gate-drive for medium-voltage power devices in modular DC solidstate circuit breakers," *IEEE Trans. Power Electron.*, vol. 38, no. 10, pp. 11826–11836, Oct. 2023.
- [16] T. Takamori, K. Wada, W. Saito, and S.-I. Nishizawa, "Paralleled SiC MOSFETs DC circuit breaker with SiC MPS diode as avalanche voltage clamping," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2022, pp. 225–229.
- [17] Wolfspeed, Discrete silicon carbide MOSFETs, Accessed: Nov. 26, 2023. [Online]. Available: [https://www.wolfspeed.com/products/](https://www.wolfspeed.com/products/power/sic-mosfets/) [power/sic-mosfets/](https://www.wolfspeed.com/products/power/sic-mosfets/)
- [18] Infineon Technologies, "Application note–some key facts about avalanche," Ver. 1.0, 2017. [Online]. Available: [https://www.infineon.](https://www.infineon.com) [com](https://www.infineon.com)
- [19] Infineon Technologies, "Application note–repetitive avalanche of automotive MOSFETs," Ver. 1.0, 2013. [Online]. Available: [https://www.](https://www.infineon.com) [infineon.com](https://www.infineon.com)
- [20] J. O. Gonzalez, R. Wu, S. Jahdi, and O. Alatise, "Performance and reliability review of 650 V and 900 V silicon and SiC devices: MOSFETs, cascode JFETs and IGBTs," *IEEE Trans. Ind. Electron.*, vol. 67, no. 9, pp. 7375–7385, Sep. 2020.
- [21] K. Yao, H. Yano, and N. Iwamuro, "Impact of negative gate bias and inductive load on the single-pulse avalanche capability of 1200-V SiC trench MOSFETs," *IEEE Trans. Electron Devices*, vol. 69, no. 2, pp. 637–643, Feb. 2022.
- [22] S. Tuncay, G. Zeng, G.-d. Falco, and T. Basler, "Avalanche ruggedness and failure mode of SiC trench MOSFETs," *Microelectronics Rel.*, vol. 150, Nov. 2023, Art. no. 115196.
- [23] A. Fayyaz, L. Yang, M. Riccio, A. Castellazzi, and A. Irace, "Single pulse avalanche robustness and repetitive stress ageing of SiC power MOSFETs," *Microelectronics Rel.*, vol. 54, no. 9/10, pp. 2185–2190, Sep./Oct. 2014.
- [24] J. Hu et al., "Robustness and balancing of parallel-connected power devices: SiC versus CoolMOS," *IEEE Trans. Ind. Electron.*, vol. 63, no. 4, pp. 2092–2102, Apr. 2016.
- [25] A. Fayyaz, B. Asllani, A. Castellazzi, M. Riccio, and A. Irace, "Avalanche ruggedness of parallel SiC power MOSFETs," *Microelectronics Rel.*, vol. 88/90, pp. 666–670, Sep. 2018.
- [26] T. Takamori, K. Wada, W. Saito, and S. Nishizawa, "Gate drive circuit for current balancing of parallel-connected SiC-JFETs under avalanche mode," *Microelectronics Rel.*, vol. 114, Nov. 2020, Art. no. 113776.
- [27] S. Pu, F. Yang, B. T. Vankayalapati, and B. Akin, "Aging mechanisms" and accelerated lifetime tests for SiC MOSFETs: An overview," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 10, no. 1, pp. 1232–1254, Feb. 2022.
- [28] J. Wei, S. Liu, S. Li, J. Fang, T. Li, and W. Sun, "Comprehensive investigations on degradations of dynamic characteristics for SiC power MOSFETs under repetitive avalanche shocks," *IEEE Trans. Power Electron.*, vol. 34, no. 3, pp. 2748–2757, Mar. 2019.
- [29] H. Mao et al., "Investigation on the degradations of parallel-connected 4H-SiC MOSFETs under repetitive UIS stresses," *IEEE Trans. Electron Devices*, vol. 69, no. 2, pp. 650–657, Feb. 2022.
- [30] W. Saito, Z. Lou, and S.-I. Nishizawa, "Unclamped inductive switching robustness of SiC devices with parallel-connected varistor," *IEEE Trans. Electron Devices*, vol. 69, no. 10, pp. 5671–5677, Oct. 2022.
- [31] J. Magnusson, R. Saers, L. Liljestrand, and G. Engdahl, "Separation of the energy absorption and overvoltage protection in solid-state breakers by the use of parallel varistors," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 2715–2722, Jun. 2014.
- [32] Z. J. Zhang et al., "Lifetime-based selection procedures for DC circuit breaker varistors," *IEEE Trans. Power Electron.*, vol. 37, no. 11, pp. 13525–13537, Nov. 2022.
- [33] D. P. Urciuoli, D. Ibitayo, G. Koebke, G. Ovrebo, and R. Green, "A compact 100-A, 850-V, silicon carbide solid-state DC circuit breaker," in *Proc. IEEE Energy Convers. Congr. Expo.*, 2016, pp. 1–5.

- [34] Z. Dong, R. Ren, and F. Wang, "Development of high-power bidirectional DC solid-state power controller for aircraft applications," *IEEE Trans. Emerg. Sel. Topics Circuits Syst.*, vol. 10, no. 5, pp. 5498–5508, Oct. 2022.
- [35] F. Liu, W. Liu, X. Zha, H. Yang, and K. Feng, "Solid-state circuit breaker snubber design for transient overvoltage suppression at bus fault interruption in low-voltage DC microgrid," *IEEE Trans. Power Electron.*, vol. 32, no. 4, pp. 3007–3021, Apr. 2017.
- [36] D. T. Khanmiri, R. Ball, and B. Lehman, "Degradation effects on energy absorption capability and time to failure of low voltage metal oxide varistors," *IEEE Trans. Power Del.*, vol. 32, no. 5, pp. 2272–2280, Oct. 2017.
- [37] D. Urciuoli, S. Ryu, D. C. Capell, D. Ibitayo, G. Koebke, and C. W. Tipton, "Performance of a 1-kV, silicon carbide avalanche breakdown diode," *IEEE Trans. Power Electron.*, vol. 30, no. 9, pp. 4643–4645, Sep. 2015.
- [38] J. Wu, N. Ren, H. Wang, and K. Sheng, "1.2-kV 4H-SiC merged pin Schottky diode with improved surge current capability," *IEEE Trans. Emerg. Sel. Topics Circuits Syst.*, vol. 7, no. 3, pp. 1496–1504, Sep. 2019.
- [39] L. Liu, J. Wu, N. Ren, Q. Guo, and K. Sheng, "1200-V 4H-SiC merged p-i-n Schottky diodes with high avalanche capability," *IEEE Electron Device Lett.*, vol. 67, no. 9, pp. 3679–3684, Sep. 2020.
- [40] S. Palanisamy, M. K. Ahmmed, J. Kowalsky, J. Lutz, and T. Basler, "Investigation of the avalanche ruggedness of SiC MPS diodes under repetitive unclamped-inductive-switching stress," *Microelectronics Rel.*, vol. 100/101, Sep. 2019, Art. no. 113435.
- [41] T. Takamori, K. Wada, W. Saito, and S.-I. Nishizawa, "Reliability investigation of repeated unclamped inductive switching in a diode-clamped SiC circuit breaker," *Microelectronics Rel.*, vol. 150, Nov. 2023, Art. no. 115119.
- [42] Infineon Technologies, SiC MOSFET IMW120R030M1H Datasheet, Ver. 2.2, 2020. [Online]. Available:<https://www.infineon.com>
- [43] TDK, SIOV Metal Oxide Varistors B72214S0421K101 Datasheet, [Online]. Available:<https://product.tdk.com/en/index.html>
- [44] GeneSiC, SiC Schottky MPS Diode GC50MPS06-247 Datasheet, Rev 1.4, 2020. [Online]. Available:<https://www.genesicsemi.com>
- [45] Littelfuse, TVS Diodes, Accessed: Nov. 26, 2023. [Online]. Available: <https://www.littelfuse.com/products/tvs-diodes.aspx>

KEIJI WADA (Senior Member, IEEE) was born in Hokkaido, Japan. He received the Ph.D. degree in electrical engineering from Okayama University, Okayama, Japan, in 2000. From 2000 to 2006, he was an Assistant Professor with Tokyo Metropolitan University, Tokyo, Japan, and Tokyo Institute of Technology, Tokyo, Japan. He became an Associate Professor in 2006 and a Professor with Tokyo Metropolitan University in 2021. His research interests include gate-drive circuits, electromagnetic interference filters, and power converter circuits.

Dr. Wada is also a Senior Member of IEEJ.

WATARU SAITO (Senior Member, IEEE) received the B.Eng., M.Eng., and Dr.Eng. degrees in electrical and electronics engineering from the Tokyo Institute of Technology, Tokyo, Japan, in 1994, 1996, and 1999, respectively. In 1999, he joined the Toshiba Corporation, Kawasaki, Japan, where he engaged in the development of power semiconductor devices. Since 2019, he has been with Kyushu University, Fukuoka, Japan. His research interests include basic research on next-generation power semiconductor devices and related applica-

tion technologies. He is an Editor of IEEE TRANSACTIONS ON ELECTRON DEVICES. From 2015 to 2020, he was on the committee member of Power Devices & ICs Committee in IEEE Electron Device Society. He is also a Member of the technical program committee of IEEE Electron Devices Technology and Manufacturing Conference. He was on the technical program committees of IEEE International Electron Devices Meeting from 2020 to 2021 and IEEE International Symposium on Power Semiconductor Devices and ICs from 2016 to 2020. He was the recipient of the Conference Prize Paper Award in 2008 IEEE Power Electronics Specialists Conference.

TARO TAKAMORI (Graduate Student Member, IEEE) received the B.S. degree in electrical engineering from the Tokyo University of Science, Tokyo, Japan, in 2019, and the M.S. degree in electrical engineering in 2021 from Tokyo Metropolitan University, Tokyo, Japan, where he is currently working toward the Ph.D. degree in electrical engineering. From 2022 to 2023, he was with the Fraunhofer Institute for Integrated Systems and Device Technology IISB, Erlangen, Germany, as a Visiting Researcher. His research interests include

characterization and reliability of power semiconductor devices for solid-state circuit breakers.

SHIN-ICHI NISHIZAWA (Member, IEEE) received the B.Eng., M.Eng., and Dr.Eng. degrees in chemical engineering from Waseda University, Tokyo, Japan, in 1989, 1991, and 1994, respectively. He joined Waseda University as a Research Associate. In 1996, he joined the Electrotechnical Laboratory, Japan (since 2001, the National Institute of Advanced Industrial Science and Technology). Since, 2017, he has been a Professor of Kyushu University, Fukuoka, Japan. His research interests include semiconductor wafer and process

technologies for power devices, and power electronics components and systems.