

# Single-Phase Voltage-Doubler High-Power-Factor Ćuk Rectifier Operating in Discontinuous Conduction Mode

MATEUS NAVA MEZARоба <sup>1</sup>, CARLOS HENRIQUE ILLA FONT <sup>2</sup>,  
AND TELLES BRUNELLI LAZZARIN <sup>1</sup> (Senior Member, IEEE)

<sup>1</sup>Institute of Power Electronics, Federal University of Santa Catarina, Florianópolis 88040-900, Brazil

<sup>2</sup>Department of Electrical Engineering, Federal University of Technological—Paraná, Ponta Grossa 84017220, Brazil

CORRESPONDING AUTHOR: MATEUS NAVA MEZARоба (e-mail: mateus.mezaroba@posgrad.ufsc.br).

This work was supported by the National Council for Scientific and Technological Development(CNPq).

**ABSTRACT** This article provides a comprehensive analysis, including static, dynamic, and experimental validation, of a voltage-doubler Ćuk rectifier operating in the discontinuous conduction mode (DCM) for single-phase applications. The proposed topology integrates two classic Ćuk rectifiers through a three-position switch, allowing for either a doubled output voltage or reduced voltage efforts compared to the conventional topology. The voltage gain is increased while maintaining the step-up/step-down characteristic of the Ćuk family, and power components are activated only in a half cycle of the electrical grid, thus reducing the current efforts in the semiconductors. These features make the Ćuk converter suitable for higher voltage applications. The proposed topology is analyzed in DCM, where a high power factor is naturally achieved without a current control loop. An experimental prototype of 1 kW is built to verify the theoretical analysis, and the results show an efficiency of 94.68% with an input current total harmonic distortion of 1.86% at a rated power, including an output voltage control loop. Furthermore, the proposed topology is compared to the conventional Ćuk rectifier, both operating in DCM and with power factor correction.

**INDEX TERMS** Ćuk voltage-doubler rectifier, discontinuous conduction mode (DCM), power factor correction (PFC).

## I. INTRODUCTION

The development of technologies for converting ac to dc has been seeing a significant increase on the world stage due to the exponential growth of dc-powered devices, including dc motors, computer power supplies, cell phones, and battery chargers. Given the broad range of applications, various solutions for ac–dc converters (rectifiers) are required. These rectifiers can use passive or active switches, operate at low or high frequencies, and be single phase or three phase. In addition, to meet standards, rectifiers must provide a high power factor in the ac source [1], [2], [3], [4].

The cascade boost converter with a bridge rectifier is a popular choice for single-phase rectifiers with power factor correction (PFC), due to its current source characteristic and simplicity [5], [6]. However, the use of diode bridges in this

configuration results in higher conduction losses when operating in discontinuous and critical conduction modes. In addition, input filters are required to reduce the total harmonic distortion (THD) [6], [7].

Recently, several topologies derived from the cascade boost converter with a diode bridge have been proposed in the literature. Among these, the most significant solutions for single-phase rectifiers are the bridgeless [4], [5], [7], [8], [9], [10], [11] and bridgeless totem-pole [12], [13], [14], [15], [16], [17] types. The study proposed in [12] employs an interleaved totem-pole boost bridgeless rectifier to address reduced reverse-recovery issues for PFC. In contrast, the authors in [14] and [15] utilize a totem-pole boost bridgeless rectifier to enhance noise performance. Meanwhile, the authors in [13], [16], and [17] employ an interleaved totem-pole rectifier with




FIGURE 1. Conventional Ćuk rectifier.

zero voltage switching or zero current switching as a means to mitigate problems associated with power losses in semiconductors. These topologies have a lower number of power semiconductors in the current path than the conventional PFC rectifiers, resulting in reduced conduction losses and higher conversion efficiencies.

The concept of voltage-doubler rectifiers was introduced in [18] as a part of the evolution of rectifiers, in which different forms of implementation of the voltage-doubler boost rectifier were proposed. Subsequently, several works applied the concept of voltage doublers to other topologies [4], [8], [19], [20], [21], [22]. The implementation of PFC voltage-doubler rectifiers enables the use of different switching cells that integrate two rectifiers, allowing for the doubling of the output voltage and significantly reducing the voltage stresses on the semiconductors in comparison to the conventional and bridgeless topologies [23], [24], [25], [26]. In addition, Font et al. [25] present nine topologies that can be implemented by the Ćuk rectifier, each with its advantages, disadvantages, efficiency, THD, power factor comparisons, and the best applicable conduction mode for each topology.

Recent studies have shown that the Ćuk rectifier has a broad range of applications, such as in the input stage of power supplies [10], in the use of bridgeless topology for electric vehicle chargers [6], [27], [28], and in applications such as LED lamp drivers [29]. The use of the Ćuk converter as a PFC is mainly due to its interesting structure, which includes constant current sources at the input and output, eliminating the need for an input filter and naturally limiting the inrush current. These features make the topology suitable for single-stage AC-dc battery chargers [30], [31] and LED lamp drivers [32]. To aid in the understanding of the study, the conventional Ćuk rectifier's structure is presented in Fig. 1.

In this study, the voltage-doubler rectifier concept is applied to the classic Ćuk rectifier shown in Fig. 1. The resulting topology is the Ćuk voltage-doubler rectifier, as illustrated in Fig. 2. This topology integrates two conventional Ćuk rectifiers, with each rectifier operating during half of the electrical grid's cycle and adding their voltages at the output.

The proposed voltage-doubler Ćuk rectifier offers additional benefits to the structures based on the Ćuk rectifier.




FIGURE 2. Propose voltage-doubler Ćuk rectifier.

In addition to the step-up/step-down characteristics, constant current input, and the absence of input filter on the discontinuous conduction mode (DCM), it also doubles the output voltage and reduces the stresses on the elements as compared to the conventional Ćuk rectifier.

Comparing the classic Ćuk rectifier in Fig. 1 with the proposed topology shown in Fig. 2, it should be noted that the current path is established using only two power semiconductors instead of three in the former. In addition, the voltage stresses are reduced by half, while the output voltage is doubled for the same duty cycle value.


In this context, this article introduces an extension of the voltage-doubler concept to the Ćuk rectifier. As a result, a novel rectifier is proposed, characterized by a high-power factor, low harmonic distortion rates, reduced voltage stress on the semiconductor, and most importantly, an extended voltage gain. The objective of this article is to conduct static and dynamic analysis of a single-phase voltage-doubler Ćuk rectifier operating in DCM. The rest of this article is organized as follows. Section II introduces the topological states and main waveforms of the rectifier, while Section III covers the global analysis. The control and dynamic models are developed in Section IV, and Section V presents the experimental results. Finally, Section VI concludes this article.

## II. SINGLE-PHASE VOLTAGE-DOUBLER PFC ĆUK RECTIFIER

The proposed Ćuk rectifier is a combination of two conventional Ćuk rectifiers using three-position switches, as described in [26]. Each rectifier operates during a half cycle of the electrical grid, and the switches integrate the two structures to supply power to the output capacitors ( $C_{o1}$  and  $C_{o2}$ ). The switches also connect the output capacitors in series, resulting in twice the output voltage of the conventional topology. Although the topology increases the voltage gain, it still maintains the step-up/step-down feature.

Fig. 3 illustrates the topology of the Ćuk voltage-doubler rectifier and highlights the conduction of each rectifier during the positive and negative cycles of the electrical grid.

The switching cell selected for the Ćuk voltage-doubler rectifier consists of two switches and two diodes ( $S_1$ ,  $S_2$ ,  $D_1$ ,



**FIGURE 3.** Operation of the proposed voltage-doubler Ćuk rectifier for each half cycle of the electrical grid.

and  $D_2$ ) and is denoted as 2S, as described in [26]. The structure under investigation includes two input capacitors ( $C_{i1}$  and  $C_{i2}$ ), two output inductors ( $L_{o1}$  and  $L_{o2}$ ), and a low-frequency inductor ( $L_e$ ) that provides current source characteristics to the rectifier. Fig. 3 illustrates this configuration, which depicts the conduction of each rectifier during the positive and negative cycles of the electrical grid.

The proposed voltage-doubler Ćuk rectifier can be operated in all operating modes, however, this article provides an analysis of the operation in DCM. When operating in DCM, the converter is able to emulate a resistance, the sinusoidal input current naturally follows the input voltage, thus the topology does not require a controller for the input current [33], [34], [35]. This behavior emulates that of a resistive load and provides a power factor close to unity. DCM operation of the rectifier during a switching period  $T_s$  can be divided into three steps, as shown in Fig. 4 and explained as follows.

### A. FIRST STAGE OF OPERATION

Fig. 4(a) illustrates the first topological state, which begins when switch  $S_1$  conducts. At the input, the inductor  $L_e$  receives energy from the ac power supply. At the output, the energy from the capacitor  $C_{i1}$  is transferred to the inductor  $L_{o1}$  and output capacitor  $C_{o1}$ , while the diode  $D_{o1}$  is reverse biased. During this state, the current in the inductors  $L_e$  and  $L_{o1}$  increases linearly at a rate proportional to the input voltage  $v_{in}$ , as given by




$$\frac{di_{Ln}}{dt} = \frac{v_{in}}{L_n}, \quad n = e, o1. \quad (1)$$

Furthermore, based on the analysis of Fig. 4(a), the voltage across capacitor  $C_{i1}$  can be expressed as

$$v_{C_{i1}}(t) = v_{in}(t) + V_{C_{o1}}, \quad 0 \leq t \leq \pi. \quad (2)$$

### B. SECOND STAGE OF OPERATION

The second topological state, as shown in Fig. 4(b), begins when switch  $S_1$  is turned OFF, and at the same time, the diode  $D_{o1}$  starts conducting. As a result, the energy stored in inductors  $L_e$  and  $L_{o1}$  is transferred to capacitors  $C_{i1}$  and  $C_{o1}$ , respectively. During this stage, the currents in the inductors



**FIGURE 4.** Topological states of the voltage-doubler Ćuk rectifier during a switching period  $T_s$  for the positive half cycle. (a)  $S_1$  switch leading ( $\Delta T_1$ ). (b)  $S_1$  switch blocked ( $\Delta T_2$ ). (c) Discontinuous conduction mode (DCM) ( $\Delta T_3$ ).

decrease linearly at a rate proportional to the voltage across  $C_{o1}$ , denoted as  $V_{C_{o1}}$  as follows:

$$\frac{di_{Ln}}{dt} = \frac{-V_{C_{o1}}}{L_n}, \quad n = e, o1. \quad (3)$$

At the end of the second topological state, the diode current  $i_{D_{o1}}$  becomes zero, and the diode  $D_{o1}$  is reverse-biased again. Therefore, the duty cycle of this state can be determined using the following equation:

$$d_2 = 2\alpha d_1 \sin(\omega t) \quad (4)$$

where  $\alpha$  is defined as the ratio between the peak value of the input voltage ( $V_{inp}$ ) and the average value of the output voltage ( $V_o$ ), while  $\omega$  represents the angular frequency, and  $d_1$  represents the duty cycle of the switch  $S_1$ .

### C. THIRD STAGE OF OPERATION

During this operating state, depicted in Fig. 4(c), the currents in the inductors  $L_e$  and  $L_{o1}$  have the same magnitude but opposite signs, resulting in a zero diode current  $i_{D_{o1}}$ , which characterizes the DCM. It should be noted that the currents in the inductors remain constant and nonzero, providing direct current input and high power factor characteristics to the rectifier. At this stage, the capacitors  $C_{o1}$  and  $C_{o2}$  supply power to the load  $R_o$ . Once the duty cycle of the second stage of the operation is defined using (4), the duty cycle of the discontinuity stage ( $d_3$ ) can be calculated as follows:

$$d_3 = 1 - d_1 - d_2 = 1 - d_1 (1 - 2\alpha \sin(\omega t)). \quad (5)$$

Fig. 5 illustrates the main theoretical waveforms during the three operating stages of a switching period  $T_s$ . On the other hand, Fig. 6 shows the waveforms of the input voltage and current, the voltage across the coupling capacitors, the voltage across output capacitors, and the current in the inductors for a mains period.

### III. STATIC ANALYSIS OF THE PFC VOLTAGE-DOUBLER ĆUK RECTIFIER

The objective of this section is to calculate the static gain, determine the operating range of the DCM, and derive the equations for the maximum and minimum currents and stresses on power semiconductor devices.

#### A. VOLTAGE STATIC GAIN

The static voltage gain ( $G = V_o/V_{inp}$ ) of the Ćuk voltage-doubler rectifier, in terms of the topology parameters, can be determined by calculating the average value of the current in the diode  $D_{o1}$  ( $I_{D_{o1}}$ ) over a half cycle of the electrical grid

$$I_{D_{o1}} = \frac{1}{T} \int_0^T \langle i_{D_{o1}} \rangle dt. \quad (6)$$

The average value of the current in the diode  $D_{o1}$  during a switching period  $T_s$  (as shown in the current waveform in Fig. 5), can be defined as follows:

$$\langle i_{D_{o1}} \rangle = \frac{V_{inp}^2 \sin^2(\omega t) D^2 T_s}{2L_x V_o} \quad (7)$$

where the value of  $L_x$  is given by

$$L_x = \frac{L_e L_{oy}}{L_e + L_{oy}}, \quad y = 1, 2. \quad (8)$$

Substituting (7) into (6) yields

$$I_{D_{o1}} = \frac{V_{inp}^2 D^2 T_s}{4L_x V_o}. \quad (9)$$

As the average current in the diode  $D_{o1}$  is equal to the average current in the load for one half cycle of the electrical grid, the static gain can be expressed as

$$G = \frac{V_o}{V_{inp}} = D \sqrt{\frac{R_o}{4L_x f_s}} \quad (10)$$





FIGURE 5. Theoretical waveforms of the Ćuk voltage-doubler rectifier for operation in the DCM during a switching period  $T_s$ .

where  $f_s$  is the switching frequency and  $R_o$  is the load resistance.

The gain of the converter, as a feature of the DCM, is dependent on the load and can be confirmed by (10).

#### B. BOUNDARY BETWEEN CONTINUOUS CONDUCTION MODE (CCM) AND DCM

In order to determine the operating region of the Ćuk voltage-doubler rectifier, it is necessary to define the critical limit for



**FIGURE 6.** Theoretical waveforms of the Ćuk voltage-doubler rectifier for operation in DCM during a switching period  $T$ .

discontinuous conduction. This critical condition occurs when the static gain of the converter operating in DCM becomes equal to the gain in CCM. The gain in CCM is defined as follows:


$$G_{CCM} = \frac{V_o}{V_{inp}} = \frac{D}{1-D}. \quad (11)$$

By (10) and (11), we can obtain the expression for the maximum duty cycle ( $D_{max}$ ) to ensure DCM operation, which is given by

$$D_{max} \leq 1 - \sqrt{\frac{4L_x f_s}{R_o}}. \quad (12)$$

Fig. 7 illustrates the static gain of the rectifier for various values of the parameter  $K_x$ , as defined by (13), and the duty cycle  $D$ . It is observed that for each  $K_x$  value, there is a maximum duty cycle value ( $D_{max}$ ) given by (12), which determines the operation mode of the converter. For duty cycle values greater than  $D_{max}$ , the converter operates in CCM, and for values smaller than  $D_{max}$ , it operates in DCM.

$$K_x = \sqrt{\frac{R_o(L_e + L_{o1})}{2L_e L_{o1} f_s}}. \quad (13)$$



**FIGURE 7.** Ćuk voltage-doubler rectifier static gain in DCM and operating limit.

### C. CALCULATION OF INDUCTANCES

The inductances  $L_e$ ,  $L_{o1}$ , and  $L_{o2}$  can be determined by analyzing the waveforms of the equivalent currents in each inductor (as shown in Fig. 5). Therefore,  $L_e$  can be dimensioned through a current ripple specification, as follows:

$$L_e = \frac{V_{inp} D}{\Delta I_{Le} f_s} \quad (14)$$

where  $\Delta I_{Le}$  is the designed current ripple of the input inductor.

On the other hand, to design the values of inductances  $L_{o1}$  and  $L_{o2}$ , it is necessary to consider that the average value of the load current is equal to the average value of the current in diode  $D_{o1}$ , as previously determined in (9).

$$I_{Do1} = \frac{V_o}{R_o} = \frac{V_{inp}^2 D^2 T_s}{4L_x V_o}. \quad (15)$$

Replacing (8) in (15) and simplifying the resulting expression, the following equation is obtained, which defines the values of  $L_{o1}$  and  $L_{o2}$ :

$$L_{o1} = L_{o2} = \frac{V_{inp}^2 D^2 L_e R_o}{4V_o^2 L_e f_s - V_{inp}^2 D^2 R_o}. \quad (16)$$

In addition, to perform the magnetic design of the inductors, the root-mean-square (rms) currents can be calculated as follows:

$$I_{Lrms} = \sqrt{\frac{D^3 V_{inp}^2}{72\pi V_o^2 L_e^2 L_{o1}^2 f_s^2} \left[ D \left[ \begin{array}{l} 9\pi L_e V_o^2 (L_e + 2L_o) \\ + 3L_o^2 V_{inp} \\ (-9\pi V_{inp} - 32V_o) \end{array} \right] + 4L_o^2 V_o (3\pi V_o + 16V_{inp}) \right]} \quad (17)$$

$$I_{Lorms} = \sqrt{\frac{D^3 V_{inp}^2}{144\pi V_o^2 L_e^2 L_{o1}^2 f_s^2} \left[ V_o L_e^2 \left[ \begin{array}{l} 3\pi V_o (4 - 3D) \\ + 32V_{inp} (2 - 3D) \end{array} \right] + 27\pi D V_{inp}^2 L_o (2L_e + L_o) \right]} \quad (18)$$

#### D. CALCULATION OF CAPACITANCES

The design process for the output capacitors  $C_{o1}$  and  $C_{o2}$  involves satisfying the voltage ripple criteria at the frequency of the electrical grid, which can be calculated using (19). In addition, the capacitors must meet the condition for the rms current value.

$$C_{o1} = C_{o2} = \frac{P_o}{2\pi f_r V_o^2 \Delta V_{o\%}}. \quad (19)$$

where  $\Delta V_{o\%}$  represents the percentage of output voltage ripple,  $P_o$  denotes the output power, and  $f_r$  the electrical grid frequency.

The waveforms in Fig. 5 can be used to derive the expression for calculating the input capacitors  $C_{i1}$  and  $C_{i2}$  during the first stage of operation. The equation of the line is applied at the instant when the current crosses zero until it reaches the maximum value

$$\Delta T_C = \frac{I_{L\min} D T_s}{I_{L\min} + I_{L\max}}. \quad (20)$$

Once the interval  $\Delta T_C$  is determined, the following expression can be used to calculate the input capacitor as a function of voltage ripple  $\Delta V_{Cix}$  on its terminals

$$C_{ix} = \frac{1}{\Delta V_{Cix}} \left[ \int_{\Delta T_C}^{D T_s} I_{L\min} - \frac{I_{L\min} + I_{L_{oy\max}}}{D T_s} t \right] dt. \quad (21)$$

The maximum and minimum currents in each inductor can be calculated using the following equation:

$$I_{L\max} = I_{L\min} + \frac{V_{\text{inp}} D T_s}{L_e}. \quad (22)$$

$$I_{L_{oy\max}} = -I_{L\min} + \frac{V_{\text{inp}} D T_s}{L_{oy}}. \quad (23)$$

The aforementioned equations have three variables ( $I_{L\min}$ ,  $I_{L\max}$ , and  $I_{L_{oy\max}}$ ). To solve for these variables, a third equation is needed. This equation can be obtained by considering that the average value of the current in the input capacitor during the computation period is equal to zero, as shown in the following equation:

$$i_{Cix\text{avg}} = \frac{(I_{L\min} - I_{L_{oy\max}}) D}{2} + \frac{(I_{L\max} + I_{L\min}) D_2}{2} + I_{L\min} D_3 = 0. \quad (24)$$

Solving the linear system consisting (22), (23), and (24), we obtain

$$I_{L\min} = \frac{D^2 V_{\text{inp}} (V_o L_e - 2V_{\text{inp}} L_{oy})}{2V_o L_e L_{oy} f_s} \quad (25)$$

$$I_{L\max} = \frac{D V_{\text{inp}} [2V_o L_{oy} + D (V_o L_e - 2V_{\text{inp}} L_{oy})]}{2V_o L_e L_{oy} f_s} \quad (26)$$

$$I_{L_{oy\max}} = \frac{D V_{\text{inp}} [2V_o L_e - D (V_o L_e - 2V_{\text{inp}} L_{oy})]}{2V_o L_e L_{oy} f_s}. \quad (27)$$

Therefore, substituting (25)–(27) into (21), the expression for the design of input capacitors is given by

$$C_{i1} = C_{i2} = \frac{D^2 V_{\text{inp}} [D (V_{\text{inp}} L_{oy} - V_o L_e) + 2V_o L_e]^2}{8V_o^2 L_e^2 L_{oy} \Delta V_{Cix} f_s^2}. \quad (28)$$

In addition, the equation for calculating the rms current in the input capacitors is defined as

$$I_{Cix\text{rms}} = \sqrt{\frac{D^3 V_{\text{inp}}^2}{144\pi V_o^2 L_e^2 L_{oy}^2 f_s^2} \left[ \begin{array}{l} L_e V_o \left[ \begin{array}{l} 3\pi (4L_e V_o \\ -3DL_e V_o) \\ +32DL_{oy} V_{\text{inp}} \end{array} \right] \\ + L_{oy}^2 V_{\text{inp}} (64V_o \\ -27\pi D V_{\text{inp}}) \end{array} \right]}. \quad (29)$$

#### E. STRESS IN SEMICONDUCTORS

The power semiconductors of the rectifier were dimensioned based on their current stress (average and rms values) and voltage (maximum values). The average and rms current values for diodes  $D_{o1}$  and  $D_{o2}$  are given by

$$I_{D_{o,\text{avg}}} = \frac{V_{\text{inp}}^2 D^2}{4V_o L_x f_s}. \quad (30)$$

and

$$I_{D_{o,\text{rms}}} = \frac{2D V_{\text{inp}}}{3L_x f_s} \sqrt{\frac{V_{\text{inp}} D}{V_o \pi}}. \quad (31)$$

In addition, the maximum reverse voltage value across diodes  $D_{o1}$  and  $D_{o2}$  is given by

$$V_{D_{o1,\text{max}}} = V_{D_{o2,\text{max}}} = V_{\text{inp}} + 0.5V_o. \quad (32)$$

The maximum current values, rms current, and maximum voltage stresses on switches  $S1$  and  $S2$  are also determined in the same way as for the diodes

$$I_{S,\text{avg}} = \frac{V_{\text{inp}} D^2}{2\pi L_x f_s} \quad (33)$$

$$I_{S,\text{rms}} = \frac{V_{\text{inp}} D}{2L_x f_s} \sqrt{\frac{D}{3}} \quad (34)$$

$$V_{S1,\text{max}} = V_{S2,\text{max}} = V_{\text{inp}} + 0.5V_o. \quad (35)$$

#### IV. DYNAMIC MODELING AND CONTROL STRATEGY

This section presents the dynamic design-oriented model of the control for Ćuk voltage-doubler rectifier, which provides the model to design the output voltage loop controller.

##### A. CONTROL STRATEGY

The control system adopted for the Ćuk voltage-doubler rectifier uses pulse width modulation (PWM) with a constant switching frequency. Therefore, the proposed system only requires one compensator to regulate the overall output voltage, as shown in the block diagram of Fig. 8. It is important to note that the topology does not require voltage balance control of the capacitor when the load is only applied at full voltage.




FIGURE 8. Block diagram for output voltage control.




FIGURE 9. Simplified equivalent circuit for controlling the output voltage of the Cuk voltage-doubler rectifier.

The variables in the block diagram shown in Fig. 8 are as follows:  $V_{oref}$  is the output voltage reference,  $V_o$  is the output voltage,  $\epsilon_{nc}$  is the uncompensated error,  $C_v(s)$  is the voltage compensator,  $\epsilon_c$  is the compensated error,  $k_{PWM}$  is the PWM modulator gain, and  $G_{vd}(s)$  is the converter plant for output voltage control.

### B. DYNAMIC MODEL FOR OUTPUT VOLTAGE CONTROL

To design the voltage compensator, it is essential to establish the dynamic model of the output voltage with respect to the duty cycle ( $G_{vd}$ ) of the rectifier. To analyze the static and dynamic characteristics of the topology, the simplified equivalent electrical circuit shown in Fig. 9 is employed.

The dynamic model of the output voltage as a function of the duty cycle is obtained using the equivalent circuit in Fig. 9, as follows:

$$\hat{i}_o(\hat{d}, \hat{v}_o) = C_{oe} \frac{d\hat{v}_o}{dt} + \frac{\hat{v}_o}{R_o} \quad (36)$$

where  $C_{oe}$  is the equivalent output capacitor, it is defined as follows:

$$C_{oe} = \frac{C_{o1}C_{o2}}{C_{o1} + C_{o2}}. \quad (37)$$

According to (36), it is observed that the output current  $i_o$  is affected when either the output voltage  $v_o$  or duty cycle  $d$  is changed. However, it should be noted that  $v_o$  is also dependent on  $d$ , resulting in a correlation between the variables  $i_o$ ,  $v_o$ , and  $d$ , given by

$$\hat{i}_o(\hat{d}, \hat{v}_o) = C_{oe} \frac{d\hat{v}_o}{dt} + \frac{\hat{v}_o}{R_o} = \frac{\partial i_o}{\partial D} \hat{d} + \frac{\partial i_o}{\partial V_o} \hat{v}_o. \quad (38)$$

By differentiating (38) with respect to the average output current presented in (15), we obtain

$$\frac{\partial i_o}{\partial D} = \frac{V_{inp}^2 D}{2L_x V_o f_s} \quad (39)$$

$$\frac{\partial i_o}{\partial V_o} = -\frac{V_{inp}^2 D^2}{4L_x V_o^2 f_s}. \quad (40)$$

Replacing (39) and (40) in (38), it yields

$$\frac{V_{inp}^2 D}{2L_x V_o f_s} \hat{d} - \frac{V_{inp}^2 D^2}{4L_x V_o^2 f_s} \hat{v}_o = C_{oe} \frac{d\hat{v}_o}{dt} + \frac{\hat{v}_o}{R_o}. \quad (41)$$




FIGURE 10. Validation of the dynamic control model.

Applying the Laplace transform to (41), and isolating the relationship  $\hat{v}_o/\hat{d}$ , we obtain

$$G_{vd}(s) = \frac{\hat{v}_o}{\hat{d}} = \frac{2\alpha^2 D V_o R_o}{4s C_{oe} R_o L_x f_s + \alpha^2 D^2 R_o + 4L_x f_s}. \quad (42)$$

### C. DYNAMIC MODEL VALIDATION

The small-signal model for controlling the output voltage of the Cuk voltage-doubler rectifier was validated through numerical simulations using the software PSIM. The transfer function (42) and the switched circuit were simulated simultaneously, and the response of the output voltage is shown in Fig. 10.

To validate the transfer function, a disturbance of 2% was applied to the rectifier's duty cycle value at  $t = 1$  s. At  $t = 2.5$  s, the duty cycle was increased by 2%, returning to the original operating point. It was observed that the model presented in Fig. 10 ( $V_o$ -model) adequately represents the behavior of the switched circuit ( $V_o$ -circuit). The ripple observed in the  $V_o$ -circuit variable was due to the switching frequency, which was not taken into account in the model.


### D. CONTROLLER DESIGN

The chosen control structure aims to achieve zero steady-state error for a step input (generated by an integral term), reject noise and disturbances (handled by a proportional term that enables adjustment of the cut-off frequency), and allow for a phase variation of  $0^\circ$  to  $90^\circ$ . To complete these requirements, a proportional-integral compensator was selected, which is represented by the transfer function

$$C(s) = \frac{k_c (s + \omega_z)}{s}. \quad (43)$$

To avoid compensating for the ripple existing in the output voltage at the electrical grid frequency, the voltage loop crossover frequency of the single-phase voltage-doubler rectifier should be set a decade below the grid frequency. Therefore, a design criterion of a cutoff frequency of 6 Hz and a phase margin of  $60^\circ$  was chosen for the compensated open-loop transfer function. This resulted in the calculated values of  $k_c$  and  $\omega_z$  being  $0.000510$  e  $47.69$  rad/s, respectively.

To verify the robustness of the designed controller, the frequency response of the compensated system is presented in Fig. 11. The blue line in Fig. 11 represents the frequency




**FIGURE 11.** Frequency response of the compensated system.

**TABLE 1.** Prototype Design Specifications

Specification	Value
Output power ( $P_o$ )	1000 W
RMS input voltage ( $V_{in}$ )	220 V
Output voltage ( $V_o$ )	400 V
Electrical grid frequency ( $f_r$ )	60 Hz
Switching frequency ( $f_s$ )	50 kHz
Maximum duty cycle ( $D_{max}$ )	0.35
Output voltage ripple ( $\Delta V_{o\%}$ )	1%
Voltage ripple in input capacitors ( $\Delta V_{Ci\%}$ )	20%
Input current ripple ( $\Delta I_{Le}$ )	10%

response of the system operating under nominal conditions as specified in Table 1. To analyze the robustness of the controller against parametric variations, the system was subjected to a 10% input voltage variation and a load variation ranging from 10% to 100%. The shaded areas in Fig. 11 represent the variation range of the magnitude and phase of the compensated system under these variations. The critical operation of the converter, where the output power was at 10% of the rated power and input voltage at 90% of the rated voltage, was also analyzed, and it was found that the converter remained stable. It is worth noting that the crossover frequency and phase margin of the compensated system remained unchanged under these variations, ensuring the stability of the system and the robustness of the designed controller.

A closed-loop simulation under positive and negative load steps (1000 to 500 W and vice versa) is shown in Fig. 12. The control system achieved a steady state in about 27 cycles of the electrical grid, with a maximum overshoot of 60 V. The result verifies that the proposed converter may be designed to operate in a closed loop using the dynamic model from 42, the controller shown 43, and the controller design method proposed in Section IV-D.


**FIGURE 12.** Validation of the control model with dynamic response to load steps.

**FIGURE 13.** Implemented prototype of the proposed Ćuk voltage-doubler rectifier with a power density of 523 W/kg.

**TABLE 2.** Commercial Components Used in the Prototype of the Proposed Rectifier


Component	Description
Input inductor	3.388 mH, Core: AmoFlux 0088439A7 N° of turns: 156, Wire: 1x17 AWG
Output inductors	60.34 $\mu$ H, Core: EE 42/20 N° of turns: 26, Wire: Litz 32x32 AWG
Input capacitors	3 x 1 $\mu$ F/600 V
Output capacitors	4 x 1000 $\mu$ F/250 V
MOSFETs switches	SCT2120AF, 29 A/650 V
Bridge diodes	MUR860, 8 A/600 V
Output diodes	C3D10060A, 14.5 A/600 V

## V. EXPERIMENTAL VALIDATION

The experimental results presented in this section verify the proposed topology of the Ćuk voltage-doubler rectifier and validate the analysis presented in this study. In addition to validating the proposed Ćuk converter, topology comparisons were also made with the conventional Ćuk rectifier. The prototypes were designed using the equations outlined in Section III for sizing the energy storage elements and semiconductors.

Figs. 13 and 14 display photographs of the prototypes. Table 1 enumerates the specifications of the project, whereas





**FIGURE 14.** Implemented prototype of the conventional Ćuk rectifier with power density of 578 W/kg.

**TABLE 3.** Commercial Components Used in the Conventional Rectifier Prototype


Component	Description
Input inductor	3.388 mH, Core: AmoFlux 0088439A7 N° of turns: 156, Wire: 1x17 AWG
Output inductors	60.34 $\mu$ H, Core: EE 55/21 N° of turns: 21, Wire: Litz 150x38 AWG
Input capacitors	2 x 1 $\mu$ F/600 V
Output capacitors	4 x 470 $\mu$ F/450 V
Switches	C3M0075120K, 30 A/1200 V
Bridge diodes	C4D05120A, 5 A/1200 V
Output diodes	C2D05120A, 8.5 A/1200 V

Tables 2 and 3 present the commercial components chosen from the project methodology.


The rectifiers were digitally controlled using the DSP TMS320F28377 from Texas Instruments, which was directly coupled with a signal conditioning and drive board.

The DSP was utilized for the digital control of both the conventional and voltage-doubler rectifier, as they both employ a single PWM output. The switches of the voltage-doubler rectifier are triggered with the same command pulse since each switch conducts only half a cycle of the electrical grid and remains inactive during the other half. Furthermore, the voltage-doubler rectifier permits operation with two distinct loads, whereby the loads are connected in parallel to the output capacitors  $C_{o1}$  and  $C_{o2}$ . Nonetheless, to apply this strategy, it is imperative to integrate a control loop that equalizes the voltage on each capacitor, an aspect that was not addressed in this study.

The ac source Agilent 6813B was utilized to generate an input alternating voltage with low THD for the experimental tests. The results presented as follows were obtained using




**FIGURE 15.** Input voltage (100 V/div) and input current (5 A/div) of the proposed Ćuk voltage-doubler rectifier for rated power of 1 kW.




**FIGURE 16.** Comparison of current amplitude in harmonic order with the IEC61000-3-2 standard. The result was obtained with DPO 5054B oscilloscope.

MOSFET technology switches. The first experimental test conducted involves the converter operating at rated power (1 kW). The input voltage ( $v_{in}$ ) and the current in the input inductor  $L_e$  ( $i_{Le}$ ) for this situation can be seen in Fig. 15. The current presents a sinusoidal shape and is in phase with the input voltage, with a THD of 1.86% and a power factor of 0.9995, considering a voltage THD of 0.320%. The harmonic spectrum of the current was compared to the values established by the IEC61000-3-2 standard in Fig. 16. It can be observed that the harmonic components of the input current are significantly lower than the limits set by the standard.


Fig. 17 shows the output voltage ( $V_o$ ) and output current ( $I_o$ ) during operation at the rated power. The output voltage is stable at 400 V, while the output current is at the expected value of 2.5 A, confirming the proper functioning of the rectifier. This test was conducted with the voltage control system activated, thereby validating the closed-loop operation of the rectifier under steady-state conditions.




**FIGURE 17.** Output voltage (50 V/div) and output current (500 mA/div) of the proposed voltage-doubler Čuk rectifier.



**FIGURE 19.** Voltage across coupling capacitors  $C_{i1}$  and  $C_{i2}$  (200 V/div) of the proposed voltage-doubler Čuk rectifier.




**FIGURE 18.** Output voltage  $V_o$  (50 V/div) and voltage across capacitors  $C_{o1}$  and  $C_{o2}$  (50 V/div) of the proposed Čuk voltage-doubler rectifier.



**FIGURE 20.** Voltage across the input capacitor  $C_i$  (200 V/div) of a conventional Čuk rectifier with the same specifications.


Fig. 18 shows that the voltage of the output capacitors,  $C_{o1}$  and  $C_{o2}$ , is half of the output voltage ( $V_o/2$ ). The equilibrium of voltage across the capacitors relies on the structural parameters of the converter. Disparities in impedances between the two converters can lead to an imbalance in the voltage across capacitors  $C_{o1}$  and  $C_{o2}$ . Balanced voltage in the capacitors can be achieved reliably through the implementation of a control loop for voltage balance in capacitors. This allows the converter to supply different loads with the equilibrated voltage, enhancing the topology’s versatility by offering a capacity of functionality with two output voltage levels. The voltage ripple frequency across the capacitors is 60 Hz, while the output voltage  $V_o$  has a frequency of 120 Hz.

Fig. 19 displays the voltages across the input capacitors  $C_{i1}$  and  $C_{i2}$  of the proposed rectifier, where each capacitor conducts for one half-cycle of the input voltage. The voltages across the capacitors consist of an average value, one component at low frequency (60 Hz) and another component at switching frequency (50 kHz). The waveforms agree with the theoretical study presented in Fig. 6, and the maximum voltage across the capacitors is 522.5 V. For comparison purposes, Fig. 20 shows the voltage waveform on the coupling capacitors of the conventional Čuk rectifier with the same specifications, where the maximum voltage across the capacitor is 737 V. It is observed that the proposed topology provides lower stresses on this component.




**FIGURE 21.** Current in the inductors  $L_{o1}$  and  $L_{o2}$  (10 A/div) of the proposed voltage-doubler Čuk rectifier.


The current waveforms through the output inductors  $L_{o1}$  and  $L_{o2}$  are illustrated in Fig. 21, also for rated power. As each inductor conducts during half cycle of the input voltage, the currents are complementary, as predicted by the theoretical analysis. The waveforms in Fig. 21 reveal that the current in the output inductors has two components, one at the mains frequency (60 Hz) and the other at the switching frequency (50 kHz). The maximum, minimum, and rms values of the currents in the output inductors are 28.520,  $-6.846$ , and 7.705 A, respectively, which is consistent with the equation derived in Section III.




**FIGURE 22.** Current in the input inductor  $L_e$  (10 A/div) and in the output inductors  $L_{o1}$  and  $L_{o2}$  (10 A/div) of the proposed voltage-doubler Ćuk.




**FIGURE 25.** Voltage on the diodes  $D_{o1}$  and  $D_{o2}$  of the proposed voltage-doubler Ćuk rectifier.




**FIGURE 23.** Highlight of the current in the input inductor  $L_e$  (10 A/div) and in the output inductors  $L_{o1}$  and  $L_{o2}$  (10 A/div) of the Ćuk voltage-doubler rectifier.



**FIGURE 26.** Current in the  $L_o$  inductor (10 A/div) of the conventional Ćuk rectifier.



**FIGURE 24.** Voltage at switches  $S_1$  and  $S_2$  of the proposed Ćuk voltage-doubler rectifier.



**FIGURE 27.** Voltages on switch  $S$  (200 V/div) and diode  $D_o$  (200 V/div) of the conventional Ćuk rectifier with the same specifications as the proposed.

As explained in Section III and depicted in Fig. 4, the DCM is characterized by the condition in which the current flowing through the inductors  $L_{o1}$  and  $L_{o2}$  is equal to the current in inductor  $L_e$ . In the positive cycle, when the current in inductor  $L_{o1}$  equals the current in the inductor  $L_e$ , the current in the diode  $D_{o1}$  becomes zero, and the diode becomes blocked. Therefore, Fig. 22 shows the current waveforms for the inductors, while Fig. 23 zooms in on the stage of discontinuity.

Figs. 24 and 25 depict the voltages waveforms across the switches ( $S_1$  and  $S_2$ ) and output diodes ( $D_{o1}$  and  $D_{o2}$ ), respectively. One significant advantage of the proposed Ćuk rectifier

over the conventional one is the lower voltage stresses on the semiconductors, even when they produce the same output voltage. The same holds for the current flowing through the output inductor  $L_o$ , which operates throughout the complete cycle, as shown in Fig. 26.

In Figs. 24 and 25, it is observed that the maximum voltage values across the switches and output diodes, respectively, are equal to 558.3 and 519.2 V. In comparison, Fig. 27 shows the waveforms of voltages across the switch and output diode of a




FIGURE 28. Dynamic response to the load steps of the proposed voltage-doubler Ćuk rectifier:  $v_o$  (60 V/div) and  $i_{Lc}$  (5 A/div).




FIGURE 29. Efficiency curves.




FIGURE 30. Power factor curves.

conventional Ćuk rectifier, whose maximum voltage is equal to 741 and 719.2 V, respectively. These results confirm the high voltage stress in the conventional Ćuk rectifier and highlight the reduction of these stresses in the proposed structure.

The simulation results of the dynamic behavior of the Ćuk rectifier were verified with positive and negative load steps (see Fig. 12), and the experimental results of the dynamic behavior were carried out under the same conditions. Small-signal analysis characterizes the system’s behavior around an already established operating point. The steady-state model




FIGURE 31. THD curves of the input current.

TABLE 4. Efficiency Comparison ( $\eta$ ), Power Factor (PF), and THD of the Ćuk Voltage-Doubler Rectifier

Rectifier	$\eta$	PF	THD
Ćuk proposed	93.53%	0.9966	1.86%
Ćuk conventional	93.97%	0.9979	2.14%
SEPIC 1S	94.33%	0.9992	3.20%
SEPIC 2S	95.75%	0.9997	2.02%

TABLE 5. Comparison of Experimental Voltage Stresses in the Ćuk Voltage-Doubler Rectifier and the Conventional Ćuk Rectifier

Rectifier	$V_{Smax}$	$V_{Domax}$	$V_{Co}$	$i_{LoRMS}$
Ćuk conventional	702 V	725 V	400 V	9.3 A
Ćuk proposed	558 V	519 V	202 V	7.0 A
SEPIC 2S	543 V	557 V	202 V	7.2 A

TABLE 6. Validation of the Equations in Theoretical, Simulation, and Experimental in the Ćuk Voltage-Doubler Rectifier

Variable	Theoretical	Simulation	Experimental	Error(%)
$I_{Lrms}$	4.853 A	5.166 A	4.926 A	1.5
$I_{Lo1rms}$	7.245 A	7.266 A	7.253 A	0.1
$I_{Lo2rms}$	7.245 A	7.266 A	7.250 A	0.06
$I_{Lemin}$	7.141 A	7.143 A	6.846 A	4.13
$I_{Lemax}$	7.784 A	7.766 A	7.705 A	1.01
$I_{Lomax}$	29.949 A	28.326 A	28.520 A	4.77
$I_{Cirms}$	5.309 A	5.445 A	-	2.56
$I_{Doavg}$	2.500 A	2.590 A	-	3.60
$I_{Dorms}$	8.209 A	8.030 A	-	2.18
$I_{Savg}$	2.046 A	1.835 A	-	10.31
$I_{Srms}$	6.273 A	5.777 A	-	7.90
$V_{D1max}$	-511 V	-527 V	-558 V	8.42
$V_{Domax}$	-511 V	-521 V	-519 V	1.54
$V_{Smax}$	511 V	521 V	558 V	8.42

determines the operating point, while small-signal analysis controls the system’s dynamic response near that point. The dynamic experimental result is shown in Fig. 28, confirming that (42) and Fig. 12 validate the dynamic model presented in Fig. 10. The control system achieved a steady state in about 27 cycles of the electrical grid, with a maximum overshoot of 60 V.

Using a Yokogawa WT500 power analyzer, efficiency, power factor, and THD of the input current were measured at various output power, as shown in Figs. 29–31. It is important to note that the results are compared to those of the conventional Ćuk rectifier, as well as to the proposed Ćuk rectifier,

**TABLE 7. Qualitative and Quantitative Analysis of the Ćuk Voltage Doubler, Ćuk Bridgeless, Ćuk Conventional, SEPIC Voltage Doubler, Conventional SEPIC, Boost CCM and Boost DCM Rectifiers**

	Ćuk voltage-doubler	Ćuk bridgeless	Ćuk conventional	SEPIC voltage-doubler	SEPIC conventional	Boost CCM	Boost DCM
$G$	$\sqrt{\frac{D_1^2 R_o}{4L_x f_s}}$	$\sqrt{\frac{D_1^2 R_o}{4L_e f_s}}$	$\sqrt{\frac{D_1^2 R_o}{4L_e f_s}}$	$\sqrt{\frac{D_1^2 R_o}{4L_x f_s}}$	$\sqrt{\frac{D_1^2 R_o}{4L_e f_s}}$	$\frac{1}{1-D}$	$1 + \frac{V_p D^2}{2f_s L I_o}$
$V_{Smax}$	$0.5V_o + V_{ac}$	$V_o + V_{ac}$	$V_o + V_{ac}$	$0.5V_o + V_{ac}$	$V_o + V_{ac}$	$V_o$	$V_o$
$V_{Dmax}$	$0.5V_o + V_{ac}$	$V_o + V_{ac}$	$V_o + V_{ac}$	$0.5V_o + V_{ac}$	$V_o + V_{ac}$	$V_o$	$V_o$
$I_{Savg}$	$\frac{V_p D_1^2}{2\pi L_x f_s}$	$\frac{V_p D_1^2}{2L_e \pi f_s}$	$\frac{V_p D_1^2}{L_e \pi f_s}$	$\frac{V_p D_1^2}{2\pi L_x f_s}$	$\frac{V_p D_1^2}{2L_e \pi f_s}$	$I_o \frac{(4-\pi\alpha)}{\pi\alpha}$	$\frac{1}{\pi} \frac{V_p D^2}{f_s L}$
$I_{Srms}$	$\frac{V_p D_1}{2L_x f_s} \sqrt{\frac{D_1}{3}}$	$\frac{V_p D_1}{2L_e f_s} \sqrt{\frac{D_1}{3}}$	$\frac{V_p D_1}{L_e f_s} \sqrt{\frac{D_1}{3}}$	$\frac{V_p D_1}{2L_x f_s} \sqrt{\frac{D_1}{3}}$	$\frac{V_p D_1}{2L_e f_s} \sqrt{\frac{D_1}{3}}$	$\frac{2I_o}{\alpha} \sqrt{\frac{3\pi-8\alpha}{6\pi}}$	$\frac{V_p}{f_s L} \sqrt{\frac{D^3}{6}}$
$I_{Doavg}$	$\frac{4V_o L_x f_s}{V_p^2 D_1^2}$	$\frac{4L_e V_o f_s}{V_p^2 D_1^2}$	$\frac{4L_e V_o f_s}{V_p^2 D_1^2}$	$\frac{4V_o L_x f_s}{V_p^2 D_1^2}$	$\frac{4L_e V_o f_s}{V_p^2 D_1^2}$	$I_o$	$\frac{1}{V_p D^2} Y_1(\alpha)$
$I_{Dorms}$	$\frac{2V_p D_1}{3L_x f_s} \sqrt{\frac{V_p D_1}{V_o \pi}}$	$\frac{2V_p D_1}{3L_e f_s} \sqrt{\frac{V_p D_1}{V_o \pi}}$	$\frac{V_p^2 D_1^2}{L_e V_o f_s} \sqrt{\frac{3}{8}}$	$\frac{2V_p D_1}{3L_x f_s} \sqrt{\frac{V_p D_1}{V_o \pi}}$	$\frac{2V_p D_1}{3L_e f_s} \sqrt{\frac{V_p D_1}{V_o \pi}}$	$4I_o \sqrt{\frac{1}{3\pi\alpha}}$	$\frac{V_p}{f_s L} \sqrt{\frac{D^3}{3\pi}} Y_2(\alpha)$
Input Current	Current	Current	Current	Current	Current	Current	Current
Output Current	Current	Current	Current	Voltage	Voltage	Voltage	Voltage
Step-up	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Step-down	Yes	Yes	Yes	Yes	Yes	No	No
Input current sensor	No	No	No	No	No	Yes	No
Input voltage sensor	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Current sensor	0	0	0	0	0	1	0
Voltage sensor	1	1	1	1	1	1	1
Number of switches	2	2	1	2	2	1	1
Number of fast diodes	2	1	1	2	1	1	1
Number of standard diodes	2	2	4	2	2	4	4
Number of inductors	3	3	2	3	3	1	1
Number of capacitors	4	3	2	4	3	1	1

and the SEPIC rectifiers proposed by [19] with one switch (SEPIC 1S) and two switches (SEPIC 2S).

Table 4 summarizes the results obtained for efficiency, power factor, and THD of the input current at full load. The rectifier met the THD limits established by the IEC61000-3-2 standard in both tests and achieved a power factor close to unity. During the experimental tests, the thermal analyses were performed, and it was found that the maximum temperature on the semiconductors and inductors did not exceed 60 °C.

Furthermore, Table 5 analyzes the reduction in voltage and current stresses on the components of the proposed Ćuk rectifier compared to the conventional Ćuk. Table 6 presents the theoretical, simulation, and experimental results for all derived equations of the proposed converter. This table is designed to validate the mathematical modeling, simulations, and experimental tests. It showcases the errors between the obtained results to validate their accuracy. The current in the capacitors, switches, and diodes was not derived from the experimental results due to the stray inductance issues that the circuit's layout would introduce.

To highlight the advantages of the proposed rectifier, Table 7 presents a qualitative analysis of the proposed rectifier, the Ćuk conventional rectifier, the Ćuk bridgeless rectifier, the SEPIC voltage-doubler rectifier, the SEPIC conventional rectifier, the Boost CCM conventional rectifier, and the Boost DCM conventional rectifier. Table 7 also presents a quantitative comparison regarding the number of components. The proposed rectifier includes an extra inductor and two additional capacitors compared to the conventional topologies of Ćuk and SEPIC, on the other hand, it offers double the gain and reduces voltage stress by half compared to the conventional. Conversely, the conventional Ćuk and SEPIC topologies, as well as the Boost CCM and DCM, feature additional diodes. In comparison to the bridgeless topologies, the proposed rectifier employs an additional capacitor and a fast diode.

A study was conducted to analyze the distribution of theoretical losses in the voltage-doubler rectifier with the use of MOSFETs, emphasizing its efficiency. Fig. 32 presents the results, which indicate that the majority of the losses are concentrated on the switches. This is due to the current peaks




FIGURE 32. Rectifier loss distribution.

that occur during the discontinuity period. The equations employed for calculating conduction and switching losses are derived from [36] and [37], with necessary adjustments made to suit this topology. The percentage division of conduction and switching losses of semiconductors in MOSFETs are: switching losses ( $P_{swis}$ ): 19% and conduction losses ( $P_{cons}$ ): 81%; in Diodes is: switching losses ( $P_{swid}$ ): 28% and conduction losses ( $P_{cond}$ ): 72%.

The advantage of using a voltage doubler is the step-up without the stress of the switches like a conventional topology. The biggest advantages are correlated with the reduction of current and voltage stress on components according to the increase in voltage. Furthermore, the basic topologies (buck and boost) are capable of operating only as, step-down or step-up, respectively. The proposed topology has the possibility of operating as a step-down and/or step-up. In addition to the possibility of operating with different loads connected to each of the output capacitors, as well as feeding a third load in the total bus.

Another significant advantage over the SEPIC converter is directly related to the output configuration. In the SEPIC converter, the output is predominantly voltage based, whereas in the Ćuk converter, the output has an inductor, which reduces the current ripple. This characteristic makes the Ćuk converter particularly suitable for certain applications, offering unique benefits compared to the SEPIC topology, which has only a capacitor in the output. Furthermore, the Ćuk converter's inherent capability to predominantly deliver a current output makes it well suited for various applications, including battery charging and water electrolysis for hydrogen generation. In addition, the presence of the output inductor facilitates the parallel connection of multiple modules.

## VI. CONCLUSION

This article discusses the validation of a single-phase Ćuk voltage-doubler PFC rectifier in DCM. The rectifier is based on the switching cell proposed by Costa et al. [19], and this study provides a detailed analysis of its operation, including static and dynamic modeling. In addition, the article presents experimental results that validate the theoretical analysis. To the best of our knowledge, this is the first study that provides


a comprehensive analysis and experimental validation of this topology. Thus, the contributions of this article include the derivation of design equations and experimental validation.

The proposed Ćuk voltage-doubler rectifier was implemented using MOSFET switch technology. The experimental results obtained from the 1-kW prototype operating in DCM were consistent with the theoretical analysis. In DCM, the converter can emulate a resistance, and the input current naturally follows the input voltage shape. The input drain current exhibited excellent quality with THD values less than 2% (considering a voltage THD of 0.32%) at rated power and harmonic content levels below those established by the IEC61000-3-2 standard. The rectifier had a peak efficiency of 94.69% and a power factor close to unity.

## REFERENCES

- [1] A. Anand and B. Singh, "Ćuk-SEPIC based bridgeless PFC dual output converter Fed SRM drive," in *Proc. IEEE 8th India Int. Conf. Power Electron.*, 2018, pp. 1–7.
- [2] A. A. Hysam and Z. U. Haque, "New topologies of Ćuk PFC converter with switched capacitor for low power applications," in *Proc. IEEE Region 10 Humanitarian Technol. Conf.*, 2017, pp. 21–23.
- [3] M. Mahdavi and H. Farzanehfar, "Bridgeless SEPIC PFC rectifier with reduced components and conduction losses," *IEEE Trans. Ind. Electron.*, vol. 58, no. 9, pp. 4153–4160, Sep. 2011.
- [4] Y. Jang and M. M. Jovanovic, "Bridgeless high-power-factor buck converter," *IEEE Trans. Ind. Electron.*, vol. 26, no. 2, pp. 602–611, Feb. 2011.
- [5] R. Karthigayini and D. Gokilapriya, "A bridgeless power factor correction using Ćuk converter," in *Proc. Int. Conf. Green Comput. Commun. Elect. Eng.*, 2014, pp. 1–6.
- [6] R. Kushwaha and B. Singh, "An electric vehicle battery charger with interleaved PFC Ćuk converter," in *Proc. IEEE 8th India Int. Conf. Power Electron.*, 2018, pp. 1–6.
- [7] A. A. Fardoun, E. H. Ismail, A. J. Sabzali, and M. A. Al-saffar, "New efficient bridgeless Ćuk rectifiers for PFC applications," *IEEE Trans. Power Electron.*, vol. 27, no. 7, pp. 3292–3301, Jul. 2012.
- [8] D. D.-C. Lu and W. Wang, "Bridgeless power factor correction circuits with voltage-doubler configuration," in *Proc. IEEE Int. Conf. Power Electron. Drive Syst.*, Dec. 2011, vol. 2, pp. 1037–1042.
- [9] A. D. B. Lange, T. B. Soeiro, M. S. Ortmann, and M. L. Heldwein, "Three-level single-phase bridgeless PFC rectifiers," *IEEE Trans. Power Electron.*, vol. 30, no. 6, pp. 2935–2949, Jun. 2015.
- [10] Y. Liu, Y. Sun, and M. Su, "A control method for bridgeless Ćuk/SEPIC PFC rectifier to achieve power decoupling," *IEEE Trans. Ind. Electron.*, vol. 64, no. 9, pp. 7272–7276, Sep. 2017.
- [11] A. J. Balbino, L. B. K. Fisch, and T. B. Lazzarin, "Retificador Ćuk bridgeless monofásico operando no modo de condução descontinuo," *Eletrônica de Potência*, vol. 24, no. 2, pp. 214–224, 2019.
- [12] B. Su and Z. Lu, "An interleaved totem-pole boost bridgeless rectifier with reduced reverse-recovery problems for power factor correction," *IEEE Trans. Power Electron.*, vol. 25, no. 6, pp. 1406–1415, Jun. 2010.
- [13] K. S. Muhammad and D. D.-C. Lu, "Two-switch ZCS totem-pole bridgeless PFC boost rectifier," in *Proc. IEEE Int. Conf. Power Energy*, Dec. 2012, pp. 1–6.
- [14] K. Shi, M. Shoyama, and S. Tomioka, "Common mode noise reduction in totem-pole bridgeless PFC converter," in *Proc. Int. Power Electron. Appl. Conf. Expo.*, 2014, pp. 705–709.
- [15] M. Bhardwaj, S.-y. Yu, Z. Ye, and S. Choudhury, "Improving light load power factor for GAN based totem pole bridgeless PFC using digital phase locked loop based vector cancellation & tracking error compensation," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, 2018, pp. 771–776.
- [16] Y. D. Lee, C. E. Kim, J. I. Baek, D. K. Kim, and G. W. Moon, "A zero-voltage-switching totem-pole bridgeless boost power factor correction rectifier having minimized conduction losses," in *Proc. Int. Power Electron. Conf.*, 2018, pp. 3538–3543.

- [17] M. H. Park, J. I. Baek, J. K. Han, C. Y. Lim, and G. W. Moon, "ZVS interleaved totem-pole bridgeless PFC converter with phase-shifting control," in *Proc. Int. Power Electron. Conf.*, 2018, pp. 3533–3537.
- [18] J. C. Salmon, "Circuit topologies for single-phase voltage-doubler boost rectifiers," *IEEE Trans. Power Electron.*, vol. 8, no. 4, pp. 521–529, Oct. 1993.
- [19] P. J. S. Costa, C. H. Illa Font, and T. B. Lazzarin, "A family of single-phase voltage-doubler high-power-factor SEPIC rectifiers operating in DCM," *IEEE Trans. Power Electron.*, vol. 32, no. 6, pp. 4279–4290, Jun. 2017.
- [20] D. P. Rahul and P. S. Prakash, "A bridge-less Cuk-derived voltage doubler based power factor correction rectifier," in *Proc. 1st IEEE Ind. Electron. Soc. Annu. Line Conf.*, 2022, pp. 12278–12287, doi: [10.1109/ONCON56984.2022.10126508](https://doi.org/10.1109/ONCON56984.2022.10126508).
- [21] S. A. Sandeep and K. P. Pinkymol, "Soft-switching bridgeless Cuk converter based EV charger for 2/3-wheeler," in *Proc. 3rd Int. Conf. Intell. Technol.*, 2023, pp. 1–6, doi: [10.1109/CONIT59222.2023.10205860](https://doi.org/10.1109/CONIT59222.2023.10205860).
- [22] A. Shameli, M. Moghsoudi, and H. Farzanehfard, "Bridgeless cuk PFC converter with soft switching in full input voltage and load range," *IEEE Trans. Ind. Electron.*, early access, 2023, doi: [10.1109/TIE.2023.3301543](https://doi.org/10.1109/TIE.2023.3301543).
- [23] G. Tibola, "Conversor CA-CC trifásico em estágio único com isolamento em alta frequência baseado no conversor CC-CC SEPIC operando no modo de condução descontínuo," p. 276, 2013.
- [24] J. O. Pacheco, R. G. Cacao, F. J. Brito, and R. P. Torrico-Bascope, "AC-DC cuk converter with PFC based on three-state switching cell," in *Proc. Braz. Power Electron. Conf.*, 2013, vol. 7, pp. 15–22.
- [25] C. I. Font, F. A. B. Batista, J. A. Anderson, J. M. Andrade, and B. Coelho, "Estudo de Retificadores Cuk Monofásicos com Elevado Fator de Potência," in *Proc. IEEE/IAS Int. Conf. Ind. Appl.*, p. 9, 2016.
- [26] P. J. S. Costa, "Retificadores Sepic Monofásicos e Trifásicos com Elevação do Ganho Estático e Redução dos Esforços de Tensão Sobre os Semicondutores," p. 288, 2017.
- [27] R. Kushwaha and B. Singh, "A power quality improved EV charger with bridgeless cuk converter," *IEEE Trans. Ind. Appl.*, vol. 55, no. 5, pp. 5190–5203, Sep./Oct. 2019.
- [28] B. Singh and R. Kushwaha, "A high power quality battery charger for light electric vehicle based on improved BL Cuk converter with low component count," in *Proc. IEEE 9th Power India Int. Conf.*, 2020, pp. 1–6.
- [29] J. R. Nolasco, G. M. Soares, and H. A. Braga, "High power factor converter for LED drivers based on isolated Cuk topology," in *Proc. 7th Braz. Elect. Syst. Symp.*, 2018, pp. 1–6.
- [30] R. Prajapati and M. V. Naik, "Modelling and analysis of a PFC based EV battery charger using Cuk-SEPIC converter," in *Proc. 5th Int. Conf. Power; Control Embedded Syst.*, 2023, pp. 1–6, doi: [10.1109/ICPCE57104.2023.10075768](https://doi.org/10.1109/ICPCE57104.2023.10075768).
- [31] A. Singh, G. Maurya, D. K. Jha, and G. Kanimozhi, "Implementation of an e-bike charger using Cuk converter and resonant LLC converter," in *Proc. Int. Conf. Comput., Electron. Eng. Appl.*, 2023, pp. 1–6, doi: [10.1109/IC2E357697.2023.10262756](https://doi.org/10.1109/IC2E357697.2023.10262756).
- [32] T. Shukla, A. A. Ansari, and A. A. Ansari, "A PF improved led drive using modified non-bridged Cuk converter," in *Proc. Int. Conf. Smart Syst. Appl. Elect. Sci.*, 2023, pp. 1–5, doi: [10.1109/IC-SSSES58299.2023.10199792](https://doi.org/10.1109/IC-SSSES58299.2023.10199792).
- [33] G. Tibola and I. Barbi, "Isolated three-phase high power factor rectifier based on the SEPIC converter operating in discontinuous conduction mode," *IEEE Trans. Power Electron.*, vol. 28, no. 11, pp. 4962–4969, Nov. 2013, doi: [10.1109/TPEL.2247775](https://doi.org/10.1109/TPEL.2247775).
- [34] J. W. Kolar and T. Friedli, "The essence of three-phase PFC rectifier systems—Part I," *IEEE Trans. Power Electron.*, vol. 28, pp. 176–198, Jan. 2013, doi: [10.1109/TPEL.2012.2197867](https://doi.org/10.1109/TPEL.2012.2197867).
- [35] T. Friedli, M. Hartmann, and J. W. Kolar, "The essence of three-phase PFC rectifier systems—Part II," *IEEE Trans. Power Electron.*, vol. 29, no. 2, pp. 543–560, Feb. 2014, doi: [10.1109/TPEL.2013.2258472](https://doi.org/10.1109/TPEL.2013.2258472).
- [36] A. Kahwa, H. Obara, and Y. Fujimoto, "Estimation and analysis of power loss in a reduced switches count H-bridge multilevel inverter," *Proc. IEEE Int. Conf. Mechatronics*, 2019, pp. 25–30.
- [37] N. Anurag and S. Nath, "Power loss in SiC MOSFET based four-quadrant switch," in *Proc. Nat. Power Electron. Conf.*, 2021, pp. 1–6, doi: [10.1109/NPECS2100.2021.9672525](https://doi.org/10.1109/NPECS2100.2021.9672525).



**MATEUS NAVA MEZAROBA** was born in Jacutinga, Rio Grande do Sul, Brazil, in 1995. He received the B.Sc. degree in electrical engineering in 2018 from the Integrated Regional University of Alto Uruguai and Missions (URI), Erechim, Brazil, and the M.Sc. degree in electrical engineering, in 2021, from the Federal University of Santa Catarina (UFSC), where he is currently working toward the Ph.D. degree with the Power Electronics Institute.

His research interests include electrical power processing applied to renewable sources, grid-connected systems, and battery chargers.

Mr. Mezaroba is a member of the UFSC Student Branch.



**CARLOS HENRIQUE ILLA FONT** was born in Erval Grande, Rio Grande do Sul, Brazil. He received the B.S., M.S., and Ph.D. degrees in electrical engineering from the Federal University of Santa Catarina (UFSC), Florianópolis, Brazil, in 2001, 2003, and 2009, respectively.

He is currently an Associate Professor with the Department of Electronics Engineering, Federal University of Technology – Paraná, Campus Ponta Grossa, Ponta Grossa, Brazil. His research interests include power electronics, power factor correction,

ac–dc converters, power converters for small-scale renewable energy, and battery energy storage systems.

Dr. Illa Font is a Member of the Brazilian Power Electronic Society, IEEE Power Electronics Society, and IEEE Industrial Electronics Society.



**TELLES BRUNELLI LAZZARIN** (Senior Member, IEEE) was born in Criciúma, Santa Catarina State, Brazil, in 1979. He received the B.Sc., M.Sc., and Ph.D. degrees in electrical engineering from the Federal University of Santa Catarina (UFSC), Florianópolis, Brazil, in 2004, 2006 and 2010, respectively.

In 2006, he worked with industry, including R&D activities with WEG Motor Drives and Controls, Brazil. He was a Postdoctoral Fellow with the UFSC, in 2011 and a Visiting Researcher with the Northeastern University, Boston, MA, USA, from 2017 to 2018. He is currently an Associate Professor with the Department of Electronic and Electrical Engineering, UFSC.

Dr. Lazzarin is a Member of the Brazilian Power Electronics Association (SOBRAEP), Power Electronics Society (PELS), Industry Applications Society (IAS), and Industrial Electronics Society (IES). He has been an Associate Editor for the *Brazilian Power Electronics Journal* and IEEE OPEN JOURNAL OF POWER ELECTRONICS (OJ-PEL) since 2020.