Signed Permutation Polytope Packing in VLSI Design | IEEE Conference Publication | IEEE Xplore