

# Feed Integration and Packaging of a Millimeter-Wave Antenna Array

MATTHEW W. NICHOLS<sup>1</sup> (Graduate Student Member, IEEE), STAVROS KOULOURIDIS<sup>1</sup> (Member, IEEE),  
SATHEESH B. VENKATAKRISHNAN<sup>1</sup> (Senior Member, IEEE), ELIAS A. ALWAN<sup>1</sup> (Member, IEEE),  
AND JOHN L. VOLAKIS<sup>1</sup> (Life Fellow, IEEE)

Department of Electrical and Computer Engineering, Florida International University, Miami, FL 33174, USA

CORRESPONDING AUTHOR: M. W. NICHOLS (e-mail: mnich036@fiu.edu)

This work was supported in part by the Air Force Office of Scientific Research under Grant FA9550-19-0290, and in part by NASA under Grant 80NSSC18K1736.

---

**ABSTRACT** A novel approach is presented and demonstrated for integrating a wideband vertically fed antenna array at Millimeter-Wave (mm-Wave) frequencies. Specifically, a novel cost-effective Antenna-In-Package (AiP) fabrication approach is presented, then a prototype operating from 55 GHz to 64 GHz is built while predicted performance is verified via measurements. The presented approach relies on separating fabrication into 1) the array and 2) the back-end feeding board. Assembly of the various components is achieved through several precision microfabrication steps utilizing a Ball-Grid-Array (BGA) technology with thermally stable conductive solder paste. The paper describes the realization of the final AiP aperture in terms of design tolerances, laboratory equipment, component placement and alignment, curing time duration and temperature ranges, and prototype on-the-go testing.

**INDEX TERMS** Antenna-in-package (AiP), ball-grid-array (BGA), millimeter-wave (mm-Wave), wideband antenna array.

---


## I. INTRODUCTION

THERE is strong interest in low-profile, low-cost, low-weight, and low-power apertures [1]. Such arrays can ease the challenges associated with the highly fragmented and congested wireless spectrum [2], [3]. Presently, communication platforms (i.e., cell phones, GPS, vehicles, satellites) require access to many different and often widely separated bands of the spectrum. But having a separate Radio Frequency (RF) system for each of these applications and frequency bands is costly and inefficient.

Wideband antenna arrays enable high data throughput for Millimeter-Wave (mm-Wave) frequencies [4], [5], [6], [7] while providing a reduction in size and weight [8], [9], [10]. Additionally, electronic scanning removes the need for mechanical steering, eliminating large, heavy, and high-power actuators [11], [12]. One type of the most commonly used wideband antenna arrays are Tapered Slot Arrays (TSA). Among them, short and long Vivaldi Arrays have led to smaller aperture sizes over the past decade [13], [14], [15], [16], [17]. However, their end-fire layout and inherently non-planar orientation introduces

challenges in realizing very low profiles above a ground plane, especially at higher frequencies. In contrast, patch antennas have shown a bandwidth of 20%. Stacked patch approach improves the bandwidth beyond 50%. However, realization of multi-layer stacked patch array at 64 GHz is quite challenging. It should be noted that the central idea of this manuscript is to introduce repeatable low-cost low-risk and outside the clean room fabrication and assembly techniques for scalable broadband apertures (> 166% BW or 10:1) at mm-Wave regime. It is understood that the present aperture does not have such a large bandwidth as the focus is only on the fabrication and assembly of such scalable apertures. Indeed, we have been working for a while to create a successful fabrication recipe.

Typical antenna types for mm-Wave applications include reflectors, lens, and horn antennas. Although these antennas have high gain, they are less attractive for commercial mm-Wave applications as they are expensive, bulky, heavy, and cannot be integrated with solid-state devices [9]. To this end, we turn to inherently planar and wideband printed antenna arrays, such as Tightly Coupled Dipole Arrays



**FIGURE 1.** Antenna array prototypes realized in vertical and planar dipole orientations with a U.S. quarter shown for size comparison: (a) a non-planar antenna array assembly based on [48], with highlighted breaks and cracks due to the physical assembly challenges at mm-Wave tolerances. Notably 128 points need to be soldered. One is identified in figure, and (b) top and bottom views of the fabricated planar  $8 \times 8$  antenna array (64 elements) as a single PCB before being integrated into an AiP stack-up.

(TCDAs) [18]. TCDAs are known for their large contiguous array bandwidths [18]. This bandwidth is due to the wave slow down [19] and the tight spacing between the coupled array elements. The latter leads to low angle scanning across their entire contiguous bandwidth. This is unique and the reason why TCDAs have been quite successful at nominal frequencies up to 18 GHz.

In this paper, we primarily focus on the mm-Wave fabrication of these arrays, and the challenges associated with their repeatable fabrication when the element-to-element separation is a tiny fraction of a wavelength. Still, feeding wideband arrays at mm-Wave frequencies presents numerous challenges due to the required tolerances and smaller footprints [20], [21], [22], [23]. Specifically, the typical wideband feed can no longer be connected to a set of coaxial cables due to insufficient space between the antenna array elements. Therefore, to feed a densely populated space, the antenna array elements must be properly aligned with the feeding structure [24], [25], [26], [27], [28] within the physically tight space.

At lower frequencies, of a few gigahertz, separate orthogonal components to form a complete array [29], [30], [31], [32], [33] can be used. However, at mm-Wave frequencies assembly tolerances can generate errors and inconsistencies in the resulting arrays. Specifically, thin and fragile boards are difficult to assemble, even with fine tweezers, precision soldering tips, and advanced binocular microscopes. As shown in Fig. 1, the usual assembly of separate orthogonal array elements [18], can lead to breaks and cracks due to physical assembly challenges at mm-Waves. Further, feeding an array via a microstrip or stripline feed network implies larger aperture space and higher losses, while, PCB fabrication techniques struggle with complex through plane feeds. With this in mind, our approach focuses on making the primary array feeding blocks using simple metallized vias.

The fabrication of an antenna array and feed circuit in a single step puts the approach within the context of Antenna-on-Chip (AoC) packaging [9], [20]. AoC solutions feature the integration of antennas together with other front-end circuits on the same chip using silicon technologies, such as Silicon-Germanium (SiGe). However, these solutions may experience low efficiencies due to their higher permittivity and low resistivity effects of silicon substrates (i.e., larger ohmic losses and surface waves) [25], [34], [35], [36]. By contrast, Antenna-in-Package (AiP) designs [26], [37], [38], [39] combine antennas with transceiver circuitry utilizing standard chip scale surface mount techniques, such as wire bonding [9]. AiP solutions often employ lower loss substrates, such as Low-and High-Temperature Co-fired Ceramics (LTCC and HTCC) [28], [29], [40], [41], [42], [43], [44]. AiP are also popular due to their compatibility with fine feature sizes. Still, the use of ceramic tapes, implies high dielectric constants ( $\epsilon_r > 6$ ) that can result in surface waves. These surface waves can be exacerbated across wideband applications. Furthermore, the expensive lamination process occurs at extremely high temperatures, resulting in active devices that must be packaged separately and connected after the firing process. To the contrary, our approach employs an AiP stack-up solution using low-loss connections between the feed circuitry and antenna array (secured at significantly lower temperatures). Additionally, the fabrication of the stack-up components employs low-cost PCB manufacturing methods [45], [46], [47], [48].

In this paper, we realize in-house a tightly coupled dipole antenna array prototype by utilizing vertical feeding through the use of a ball-grid-array (BGA) along with standard low-cost PCB manufacturing and assembly processes at mm-Wave frequencies (60 GHz region). By optimizing the BGA assembly, size, curing, paste composition, and attachment process, a repeatable array and feed layer mating was achieved. Indeed, this AiP integration enables significant aperture size reduction. Further, we avoid complications noted in previously fabricated 60 GHz antennas that employ Polytetrafluoroethylene (PTFE) materials or LTCCs. By contrast, the developed assembly process utilizes commercially available equipment and requires minimal setup while avoiding clean room conditions. As a result, the assembly process provides a durable and repeatable design and assembly process suitable across a wideband frequency range at remarkably low-cost. By following this process, we overcome the usual short-curing and spillover issues associated with BGAs at mm-Wave frequencies. In summary, our approach avoids fabrication errors and inconsistencies in the resulting arrays. The fabricated prototype is robust, electrically small and of very low cost as compared to previously published work. The realized AiP prototype operates from 55 GHz to 64 GHz. Measurements show agreement with simulation, providing for proof of concept.

In summary, the AiP approach and prototype is realized by first designing an  $8 \times 8$  antenna array. The

design achieves: 1) fabrication with low-cost standard PCB methods, and 2) compatibility with vertical integration employing BGA solder sphere connections. After describing our assembly process, the feed board topology is discussed for integration in the AiP stack-up. This is followed by the AiP prototype and measurements verification. The proposed fabrication process is summarized as follows:

(1) Fabrication of the planar multi-layer antenna array and feed board, comprised of Isola Tachyon 100G substrates. Both utilize simple metallized vias of 6 mils diameter and optimized for efficient vertical feeding within a minimal footprint.

(2) Precision placement of thermally stable conductive solder paste and 500  $\mu\text{m}$  diameter BGA solder spheres on 300  $\mu\text{m}$  diameter signal pads. A 200  $\mu\text{m}$  thick strip is etched around the signal pad to prevent its contact with the ground plane and 550  $\mu\text{m}$  separate each BGA solder sphere from the adjacent.

(3) The Shuttle Star BGA Rework Station's (RWSV550) color optical alignment system is used to pick up, align, and place the mm-Wave array on the vertical BGA solder spheres.

(4) The conductive solder paste within the now stacked AiP aperture is cured (heated), following a reflow profile to ensure structural integrity and required electrical connections. A 'reflow profile' consists of exact times and durations with corresponding temperatures, so that the conductive solder paste is cured properly. A constant force of approximately 0.275 lbf was maintained during the curing process to hold the stack-up in place and secure for strong electrical connections.


The paper is organized as follows. Section II presents the AiP design process, detailing the antenna array, feed board, and assembly process. Section III focuses on fabrication, testing, and measurement of the final prototype. Concluding remarks are given in Section IV.

## II. ANTENNA-IN-PACKAGE PROTOTYPE DESIGN

We adopt a layered approach design. First, we analyze the mm-Wave array aperture following the approach in [48]. The feed board is subsequently designed for vertical package integration. Thirdly, the assembly process for the Antenna-in-Package prototype is detailed.


### A. MILLIMETER WAVE ARRAY DESIGN

The presented antenna array incorporates an  $8 \times 8$  collection of individual dipole antennas arranged appropriately to induce capacitive coupling [49]. Each antenna array element is identical, and spaced  $\lambda_{High}/2$  from each other ( $\lambda_{High}$  is the wavelength at 64 GHz, the highest frequency of operation). The antenna array employs three copper layers hosted by two Isola Tachyon 100G ( $\epsilon_r = 3.02$ ,  $\tan\delta = 0.0021$ ) substrates, each of 18 mils thick. The fabricated  $8 \times 8$  prototype can be seen in Fig. 1(b), and measures 17.2 mm  $\times$  17.2 mm  $\times$  1.18 mm.



**FIGURE 2.** Design details of the developed mm-Wave array (top part of the AiP stack-up in Fig. 4). Specifically, (a) simulation models of the  $8 \times 8$  array (left), and its unit cell (right), (b) side views of the unit cell in the XZ plane (left), and YZ plane (right) with design features labeled, and (c) top views of the antenna array unit cell simulation model with highlighted design features for clarity, and labeled design parameters. All vias have a diameter of 6 mils. As labeled: 'BGASS' refers to a BGA solder sphere. Layer details are shown in Fig. 4. Design parameter values can be found in Table 1.

An antenna array is intentionally designed to cover the commercial mm-Wave band of 55 GHz to 64 GHz. Simulations were completed assuming an infinite periodic array structure (unit cell) followed by a finite array analysis (see Fig. 2), using the Ansys High Frequency Structure Simulator (HFSS) software. The proposed design builds on previous work in [50]. Specifically, a balun that comprises a series open stub and a shunt short circuit is employed to feed the dipole. The folded open stub excites the dipoles with coupled vias acting as transmission line feeds. Due to the small unit cell size and through plane nature, simple twin-wire transmission lines were used for the feed. Space permitted, large groups of vias could be used to emulate a waveguide or coax cable feeding. We utilize a pair of vias labeled 'V<sub>2</sub>' & 'V<sub>3</sub>' to connect the dipole arms to the ground plane, thus creating the required short circuit. Similarly, a third signal via, labeled as 'V<sub>1</sub>', is used to construct the folded open stub in Fig. 3. In turn, the folded open stub excites a balanced mode in the two vias connecting the dipole arms. In essence, the presented balun is a miniaturized version of the Marchand balun [50], implemented through vias. The balun arm travels over one dipole, crosses the dipole gap



**FIGURE 3.** Illustration showing two neighboring unit cells of the mm-Wave array of Fig. 2 in side view (XZ plane), key design features and tuning elements (circled in yellow). Every unit cell is identical, and is roughly spaced  $\lambda_{High}/2$  (where  $\lambda_{High}$  is the wavelength at the highest frequency of operation, 64 GHz). All vias have a diameter of 6 mils. As labeled: ‘SP’ refers to a signal pad (i.e., connection point for signal transmission from input port to the ballun), ‘GP’ refers to the ground plane, and ‘BGASS’ refers to a BGA solder sphere. Layer details are shown in Fig. 4.


and overlaps the adjacent dipole. Furthermore, vias forming an H-wall are positioned perpendicular to the dipoles at the edge of the unit cell to suppress cavity resonances occurring within the band [50]. The H-wall vias are connected across the top, generating a capacitive coupling mechanism among the adjacent dipoles cancelling the ground plane inductance. As such, the aperture impedance becomes real, increasing the operational bandwidth. The connection across the top of the H-wall also mitigates monopole-like radiation from the vias. Notably, fabrication tolerances align with standard practices discussed in [51] (i.e., via size, aspect ratio, pitch, pad size).

Simulation models of the  $8 \times 8$  antenna array and the infinite antenna array unit cell are displayed in Fig. 2(a). Side views of the unit cell with labeled design features are shown in Fig. 2(b). For clarity, top view of the array unit cells with highlighted design features and labeled design parameters, are shown in Fig. 2(c). The final design parameter values can be found in Table 1. An illustration showing a side view of two neighboring array unit cells with key design features and tuning elements (circled in yellow) can be seen in Fig. 3. The authors note that simulations show a  $VSWR < 2$  across the entire operational band (not shown for brevity). As labeled: ‘SP’ refers to a signal pad, ‘GP’ refers to the ground plane, and ‘BGASS’ refers to a BGA solder sphere. The AiP stack-up with substrate layers, material, and thickness details can be seen in Fig. 4.

The proposed antenna array differs from past published mm-Wave arrays [50], [52] in its feeding approach and improved low-cost stack-up. The array is intentionally optimized within the commercial 5G communication band (55 GHz - 64 GHz). Therefore, low-cost implementation is a key goal, leading to the stack-up proposed in Fig. 4. Specifically, we avoid very low dielectric constant Polytetrafluoroethylene (PTFE) materials that led to out-of-tolerance vias and shifted features. Costly buried and micro vias are also avoided. Further, the balun signal via is offset to achieve maximum BGA solder spheres population, ensuring sufficient grounding and necessary structural stability.

**TABLE 1.** Design parameter values of the final realized AiP prototype.

Parameter	Dimension (mm)	Parameter	Dimension (mm)
$W_1$	0.54	$L_1$	2.15
$W_2$	1.08	$L_2$	1.79
$W_3$	2.15	$L_3$	0.54
$W_4$	0.41	$L_4$	0.81
$W_5$	0.15	$L_5$	0.92
$W_6$	0.25	$L_6$	1.15
$H_1$	1.65	$L_7$	1.08
$H_2$	1.17	$L_8$	1.08
$H_3$	0.52	$L_9$	0.54
$H_4$	0.50	$S_1$	0.35
$H_5$	0.66	$S_2$	0.38
$D_1$	0.29	$S_3$	0.28
		$S_4$	0.34



**FIGURE 4.** Illustration of the AiP stack-up. As labeled: (‘A’) microstrip to the stripline transition, (‘B’) shielding via (via fence), (‘C’) feed board element signal via, (‘D’) dipole vias, (‘E’) balun arm via (antenna array element signal via), and (‘F’) H-wall vias. (‘C’) via transfers the signal from feedboard to the array element through (‘E’) via and a Signal BGA solder sphere (BGASS). Connection with the BGASS is achieved using Signal Pads (SP). Materials with corresponding thicknesses are also provided.

Each of the  $8 \times 8$  antenna array elements is fed from beneath the signal BGA solder sphere by a  $50\Omega$  lumped port excitation as depicted in Fig. 4. The simulated broadside gain, radiation efficiency, and radiation patterns are presented in Figs. 5, 6, and 7 respectively. Notably, the broadside realized gain closely tracks directivity across the operational bandwidth (see Fig. 5). Further, a radiation efficiency of 97% is achieved across the operational band (see Fig. 6). A main beam realized gain value of 21.14 dBi is observed at 63 GHz, and is approximately 13 dB greater than the highest side-lobe level (see Fig. 7). It should be noted that while the antenna inter-element distance has been kept at  $\lambda_{High}/2$  ( $\lambda_{High}$  is the wavelength at 64 GHz), some performance at the higher frequency end was sacrificed in order to achieve required fabrication tolerances and realize a repeatable, low-cost assembly process. Therefore, gain slightly drops above 63 GHz.

## B. FEED BOARD DESIGN

A key aspect of the AiP stack-up is the feed board design. The developed fabricated feed board prototype is shown in Fig. 8 and measures  $66 \text{ mm} \times 43 \text{ mm} \times 0.5 \text{ mm}$ . As




FIGURE 5. Simulated broadside gain of the  $8 \times 8$  antenna array before integrating the BGA solder board connections and feed board.




FIGURE 6. Simulated  $8 \times 8$  antenna array radiation efficiency (%) before integrating the BGA solder board connections and feed board. An average radiation efficiency of 97% is observed across the operational band.




FIGURE 7. Simulated  $8 \times 8$  antenna array radiation patterns before integrating the BGA solder board connections and feed board in the E-/H-planes at 57 GHz, 60 GHz, and 63 GHz.

labeled, ‘AE’ refers to the alignment edges, ‘SP’ labels the signal pad, and ‘GPF’ refers to the feed board top ground plane layer.

The feed board design must satisfy the restrictions to 1) be realized in a planar aperture using standard PCB methods,




FIGURE 8. Top view of the fabricated feed board prototype (right below the BGA solder spheres (BGASS) in Fig. 4). The feedpad array at the top right is zoomed below to expose the shielding vias at the bottom of the figure. Two of the 64 feed board elements are detailed: (1) ‘excited,’ and (2) ‘terminated.’ The signal pad and the stripline feeding, shown at the bottom of figure, are protected by a ‘metallic wall’ of shielding vias. These feed board signal vias are represented by the letter ‘C’ in Fig. 4. Also the feed board shielding vias are represented by the letter ‘B’ in Fig. 4. All vias are shown as black in the 3D model for clarity. All vias are 6 mils in diameter and the signal pad is  $300 \mu\text{m}$  in diameter. A  $200 \mu\text{m}$  thick strip is etched around the signal pad to prevent its contact with the ground plane. Further layer details can be seen in Fig. 4 along with parameter values in Table 1.

2) concurrent excitation of as many antenna array elements as possible, 3) compatibility with BGA solder spheres connections, and 4) incorporation of high RF connector(s). To this end, the chosen top level feed board components include: 1) microstrip to stripline transition(s), 2) shielded stripline corporate feed network(s), and 3) an  $8 \times 8$  element grid pattern mirroring the antenna array. The exact design of these components was not set until the capabilities of the assembly process was further investigated (discussed later). Notably, the proposed feed board structure provides compatibility with standard antenna array measurement practices, as well as the capability to implement multiple feed boards (consisting of various feed network designs).

Two different feed board elements are designed, an ‘excited’ feed element, and a ‘terminated’ feed element. In this manner, the feed board element grid configuration can be adapted for other feed networks. In other words, each of the 64 feed board elements can be modified ad-lib within

the simulation model to be either an ‘excited’ or ‘terminated’ element. Both feed board elements were modeled as a periodic unit cell model in an infinite array setup. The ‘excited’ feed element achieved a VSWR < 1.78 across the operational bandwidth, and the ‘terminated’ feed element is matched to 50Ω. Both the ‘excited’ and ‘terminated’ feed board elements are depicted in Fig. 8.

Each unit cell, matching the footprint of the corresponding antenna array element, consists of three copper layers hosted by two Isola Tachyon 100G ( $\epsilon_r = 3.02$ ,  $\tan\delta = 0.0021$ ) substrates of 6 mils and 8 mils thickness (top and bottom layer) respectively. Shielding vias (forming via fences) were used to minimize losses through the feed network by confining RF fields [53]. The final design parameter values can be found in Table 1. Also, the AiP stack-up is provided in Fig. 4.

### C. ASSEMBLY PROCESS FOR THE AIP INTEGRATION

To achieve the desired AiP stack-up, the antenna array is mated to the feed board using the Chipquick TS391LT thermally stable conductive solder paste (Sn42/Bi57.6/Ag0.4). The Chipquick BGA solder spheres were 500 μm in diameter (SMD2040-25000). Test trials were first completed to develop, optimize, and validate the assembly process.

The assembly was carried out in four phases:

Phase I: Place conductive solder paste on the antenna array and feed board at signal and ground BGA solder sphere positions. A 200 μm thick strip is etched around the signal pad to prevent its contact with the ground plane. If the conductive solder paste overflows, it could cause shorting upon curing. At the same time, if not enough conductive solder paste is used, the connection securing the BGA solder sphere will be brittle and fracture.

Phase II: The Shuttle Star BGA Rework Station (RW-SV550) is employed to pickup, align, and place the BGA solder spheres on top of the previously placed conductive solder paste on the feed board. The Rework Station, along with other key tools, can be seen in Fig. 9. During this process, the BGA solder spheres were placed precisely, and in a predefined order to avoid shorting with the ground plane and/or other BGA solder spheres. Each BGA solder sphere was only separated by approximately 550 μm in the x-, and y-directions.

Phase III: Once sufficiently populated, aligning, lowering, and securing the array on top of the feed board is achieved per the alignment tool and suction pad of the Rework Station. The alignment tool consists of a color optical system with functions of split vision, zoom in/out and micro-adjust. Notably, extreme care was taken during alignment to ensure precision placement. Also, a modest pressure of 0.275 lbf was maintained to hold the stack-up exactly in place and, thus, to secure strong connections during curing (see Fig. 10). It is important to note that if the suction pad is raised before the conductive solder paste has fully cured, the force from the released pressure will result in a shift, leading to possible shorted connections.




FIGURE 9. Assembly process for the AiP Integration: the Shuttle Star BGA Rework Station (RW-SV550) with key tools labeled.





FIGURE 10. Assembly process for the AiP Integration: the antenna array being aligned, lowered, and mated to the feed board. The BGA solder spheres (BGASS) populated on the feed board element grid are also shown (top left).

Phase IV: A programmable heating fan was used to cure the conductive solder paste (causing it to harden like cement). In doing so, the feed board was mated with the antenna array, forming the realized AiP prototype, as seen in Fig. 11. The Rework Station programmable heating fan was positioned under the heating plate and the plate’s temperature is monitored by a thermistor, per the reflow profile shown in [54]. This way, the solder paste is properly cured (see next Section). Trial test runs where the reflow profile was not followed, resulted in weak and half cured connections (i.e., degrading impedance matching performance and structural stability).

### III. ANTENNA-IN-PACKAGE PROTOTYPE

Due to the manual process followed in a laboratory environment, we opted to feed only the central 4 × 4 array. Hence, only the center 16 feed board elements and corresponding




**FIGURE 11.** Multiple AiP prototypes assembled during initial trials. The AiP stack-up is also shown flipped upside down to display successful mating through BGA connections.


ground connections were mated. The other 48 feed board elements are not populated with BGA solder sphere connections and therefore not mated to the antenna array. This trade-off does affect the antenna array’s performance, but allows monitoring of select connections following standards and practices per [55]. Additionally, a partially populated element grid provided a more uniform heat distribution matching the required solder paste reflow profile seen in [54]. The reflow process is comprised of four ‘zones’: 1) preheating, 2) soak, 3) reflow, and 4) cooling. These steps are critical to ensure that sufficient solvents evaporate, flux is activated, thermal stresses are avoided and excessive flux oxidation/burning is suppressed [56], [57], [58]. Numerous brittle, fractured, and partially cured connections were seen during trials when the feed board was fully populated with BGA solder spheres. Also, minimizing temperature differences (i.e., hot and cold spots) on the feed board was essential, but difficult due to significant footprint differences between the heating fan, heating plate, and the feed board element grid. Nevertheless, assembly in a controlled industrial environment and with a well defined automated process is expected to be robust.

The optimized re-flow profile [59] that produced favorable results in our laboratory set-up is summarized as follows:


(1) The preheating zone brings the solder paste from 20 °C (68 °F) to 133 °C (266 °F) in 180 sec. The purpose of preheating is to allow the solvents to evaporate and activate the flux.



**FIGURE 12.** Illustration (not to scale) of the feed board with highlighted feed network signal paths (left). The microstrip to stripline transition via is represented by ‘A’ in Fig. 4. The letters ‘AE’ refer to the two sides of the feed board element grid that have additional solder mask to aid alignment during assembly. The transmission coefficients  $S_{n1}$  plots are shown to the right.  $S_{n1}$  refer to the S parameters from port 1 to each of the central 16 ‘excited’ elements (namely n ports). The simulated curves at the top right indicate that the transmission losses are around 16dB for all elements. Also the phase transmission coefficients are same for all elements.




**FIGURE 13.** Simulation model of the partially populated 8 × 8 antenna array vertically integrated onto the feed board. A zoomed view of the center 4 × 4 AiP element stack-up, with the feed network highlighted is also shown. Shielding vias are not shown for clarity. A cross section side view of the 8 × 8 element AiP stack-up displays the absent outer element BGA solder spheres (BGASS).




**FIGURE 14.** Millimeter-wave  $\mu$ -lab chamber anechoic chamber with the AiP prototype during measurements.

(2) The soak zone brings all board areas to an equal level. The temperature rises from 133 °C (266 °F) to 138 °C (281 °F) at 30 sec.



**FIGURE 15.** Measurements vs simulations of embedded VSWR curves for the final realized AiP prototype. Embedded results convey the performance of the antenna array (with the center 16 elements excited), BGA solder sphere connections (BGASS), and the feed board.



**FIGURE 16.** Measurements vs simulations of embedded broadside gain for the final realized AiP prototype. Embedded results convey the performance the antenna array (with the center 16 elements excited), BGA solder sphere (BGASS) connections, and the feed board.

(3) The reflow zone reaches a maximum temperature of 165°C (329°F). Lasting a total of 100 sec (from 210 sec to 310 sec), with the maximum temperature being held for 40 sec within that duration.

(4) The cooling zone, lasting from 310 sec to 600 sec to bring the temperature gently back to 20°C (68°F). Free air cooling was found to be sufficient.

Opting to feed only the central 4 × 4 array, leads to a fabricated feed board consisting of the following: 1) a single microstrip to stripline transition, 2) a shielded 1-to-16 stripline corporate feed network, and 3) an 8 × 8 element grid constructed from 16 central excited, and 48 outer terminated elements. Notably, each feed board element is oriented to mirror the antenna array’s element grid pattern (i.e., aligning signal pads). The aforementioned microstrip to stripline transition connects a Rosenberger RF connector (01K80A-40ML5) to the feed network. This transition is a through via, and serves to verify that the RF connector is electrically connected to the feed board (labeled as ‘A’ in Fig. 4). The connector is mounted to the feed board using screws and dowel pins.


The fabricated feed board prototype, seen in Fig. 8, measures 66 mm × 43 mm × 0.5 mm. As labeled, ‘AE’ refers to the two sides of the feed board element grid that have additional solder mask, providing an alignment template during assembly. Remarkably, the feed board top ground plane layer

is left mostly uncovered by solder mask within the 8 × 8 element grid footprint to allow for ground BGA solder sphere population. An illustration of the realized feed board model, with simulation, is provided in Fig. 12. The illustration is not to scale, and the feed network signal paths are highlighted, for clarity. Shielding vias (via fences), feed board element type (‘excited’ or ‘terminated’), and the microstrip to stripline transition, are shown and labeled. The transmission coefficients  $S_{n1}$  plots are shown in Fig. 4.  $S_{n1}$  refer to the S parameters from port 1 to each of the central 16 ‘excited’ elements (namely n ports). The simulated curves indicate that the transmission losses are around 16dB for all elements. Also the phase transmission coefficients are same for all elements.

Subsequently, the 8 × 8 fabricated antenna array is set onto the feed board, forming the AiP prototype. For comparison we simulated the finite array by removing the dummy elements from the model. The AiP simulation model, with a cross section side view of the 8 × 8 AiP stack-up can be seen in Fig. 13.

Measurements were carried out in a MVG  $\mu$ -lab mm-Wave chamber, shown in Fig. 14. Simulation and measured impedance as well as broadside gain curves are given in Figs. 15 and 16, respectively. Radiation patterns are provided in Fig. 17. The simulated and measured results are embedded. That is, they provide the performance of the final realized AiP prototype that includes the antenna array, BGA solder sphere connections, and the feed board impact. The measured broadside gain (embedded) closely tracks simulations. A drop at 62GHz is seen for both the simulated and measured results. This is not due to the antenna itself but rather an effect of the feed board. This becomes clear after inspection of Figs. 5, 6. Notably, the array exhibits high efficiency (> 85%) across the whole band, including frequencies around 62 GHz. At the same time, neither the simulated gain of the antenna array (de-embedded simulated results) nor the VSWR deteriorate at 62 GHz. Thus, it can be inferred that the drop in the embedded gain is associated with radiation losses from the feeding board. The above does not contradict the very low VSWR, since the radiated power from the feed board is not delivered to the antenna elements and therefore is not added to the reflected power. Notably, the measured VSWR shows good agreement with simulations, achieving a VSWR < 2 across most of the operational band. Importantly, the measured radiation pattern agrees with simulations, verifying the AiP assembly. The slight variations in broadside gain and in the E-/H-plane radiation patterns are due to the asymmetric unit cell, and the non-automated conductive solder paste placement. The gain of the final simulated AiP prototype is found to be 0.59 dBi at 57 GHz. Certainly, this is lower than the simulated gain of the isolated 8 × 8 antenna array (see Fig. 5). This is mainly due to the losses of the stripline corporate feed network. Additional losses in the measured prototype are introduced by the solder paste. In fact, the stripline corporate feeding network was chosen to allow for low-cost





**FIGURE 17.** Simulated and measured embedded radiation patterns for the final realized AiP prototype, in the E-/ H-planes at 57 GHz, 60 GHz, and 63 GHz. Embedded results convey the performance the antenna array (with the center 16 elements excited), BGA solder sphere (BGASS) connections, and the feed board.

in-house assembly, validation, and measurement. Certainly, on-chip integration at an industrial level could reduce losses. Further, feed structure optimization could improve efficiency and bandwidth performance. This would allow for exploiting the wideband behavior of TCDAs to a greater extent. However, this is out of the scope of the presented work.

#### IV. CONCLUSION

A wideband mm-Wave antenna array in an AiP stack-up was presented. The AiP stack-up approach addressed the resolution and antenna fabrication challenges associated with feeding such tightly populated arrays. A Rework Station and an optimized curing process were employed to realize the AiP fabrication. The 16 center excited feed board elements were mated to the antenna array using conductive solder paste and BGA solder spheres. Measured performance


agreed quite well with simulations. In all, this work leverages available wideband array designs to develop and verify an AiP fabrication process for mm-Wave apertures. The fabricated beamforming arrays included individually fed array elements using readily available low-cost equipment.

#### REFERENCES

- [1] "What is SWaP-C? BAE systems, U.S." Accessed: Oct. 14, 2021. [Online]. Available: <https://www.baesystems.com/en-us/definition/what-is-swap-c>
- [2] National Telecommunications and Information Administration (NTIA). "United States frequency allocation chart." Accessed: Oct. 14, 2021. [Online]. Available: <https://www.ntia.doc.gov/page/2011/united-states-frequency-allocation-chart>
- [3] Federal Communications Commission (FCC). "Auction 97 advanced wireless services (AWS-3)," 2015. [Online]. Available: <https://www.fcc.gov/auction/97>
- [4] M. Fujishima, "Future of 300 GHz band wireless communications and their enabler, CMOS transceiver technologies," *Jpn. J. Appl. Phys.*, vol. 60, no. SB, Feb. 2021, Art. no. SB0803.

- [5] K. Samdanis and T. Taleb, "The road beyond 5G: A vision and insight of the key technologies," *IEEE Netw.*, vol. 34, no. 2, pp. 135–141, Mar./Apr. 2020.
- [6] T. Nakamura, "5G evolution and 6G," in *Proc. IEEE Symp. VLSI Technol.*, 2020, pp. 1–5.
- [7] Z. Pi and F. Khan, "An introduction to millimeter-wave mobile broadband systems," *IEEE Commun. Mag.*, vol. 49, no. 6, pp. 101–107, Jun. 2011.
- [8] J. Rush, D. Israel, C. Ramos, L. Deutsch, N. Dennehy, and M. Seibert, *Communication and Navigation System Roadmap*, NASA, Washington, DC, USA, Apr. 2012.
- [9] Y. P. Zhang and D. Liu, "Antenna-on-chip and antenna-in-package solutions to highly integrated millimeter-wave devices for wireless communications," *IEEE Trans. Antennas Propag.*, vol. 57, no. 10, pp. 2830–2841, Oct. 2009.
- [10] X. Wang et al., "Millimeter wave communication: A comprehensive survey," *IEEE Commun. Surveys Tuts.*, vol. 20, no. 3, pp. 1616–1653, 3rd Quart., 2018.
- [11] Y. Hwang, "Satellite antennas," *Proc. IEEE*, vol. 80, no. 1, pp. 183–193, Jan. 1992.
- [12] W. A. Imbriale, S. Gao, and L. Boccia, *Space Antenna Handbook*. Hoboken, NJ, USA: Wiley, 2012.
- [13] J. T. Logan, R. W. Kindt, and M. N. Vouvakis, "Low cross-polarization vivaldi arrays," *IEEE Trans. Antennas Propag.*, vol. 66, no. 4, pp. 1827–1837, Apr. 2018.
- [14] J. T. Logan, R. W. Kindt, and M. N. Vouvakis, "A 1.2–12 GHz sliced notch antenna array," *IEEE Trans. Antennas Propag.*, vol. 66, no. 4, pp. 1818–1826, Apr. 2018.
- [15] M. W. Elsallal and J. C. Mather, "An ultra-thin, decade (10: 1) bandwidth, modular "BAVA" array with low cross-polarization," in *Proc. IEEE Int. Symp. Antennas Propag. (APSURSI)*, 2011, pp. 1980–1983.
- [16] J. T. Logan, R. W. Kindt, M. Y. Lee, and M. N. Vouvakis, "A new class of planar ultrawideband modular antenna arrays with improved bandwidth," *IEEE Trans. Antennas Propag.*, vol. 66, no. 2, pp. 692–701, Feb. 2018.
- [17] R. W. Kindt and J. T. Logan, "Dual-polarized metal-flare sliced notch antenna array," *IEEE Trans. Antennas Propag.*, vol. 68, no. 4, pp. 2666–2674, Apr. 2020.
- [18] M. H. Novak and J. L. Volakis, "Ultra-wideband phased arrays," in *Antenna Engineering Handbook*, J. L. Volakis, Ed. 5th ed. New York, NY, USA: McGraw-Hill, 2019, ch. 30.
- [19] J. L. Volakis and K. Sertel, "Narrowband and wideband metamaterial antennas based on degenerate band edge and magnetic photonic crystals," *Proc. IEEE*, vol. 99, no. 10, pp. 1732–1745, Oct. 2011.
- [20] H. M. Cheema and A. Shamim, "The last barrier: On-chip antennas," *IEEE Microw. Mag.*, vol. 14, no. 1, pp. 79–91, Jan./Feb. 2013.
- [21] M. Marcus and B. Pattan, "Millimeter wave propagation: Spectrum management implications," *IEEE Microw. Mag.*, vol. 6, no. 2, pp. 54–62, Jun. 2005.
- [22] S. R. Govindarajulu, S. B. Venkatakrishnan, and E. A. Alwan, "Millimeter-wave wideband array for vehicle to vehicle communication," *Proc. IEEE Int. Symp. Antennas Propag. & USNC/URSI Nat. Radio Sci. Meeting*, 2018, pp. 1203–1204.
- [23] B. J. DeLong, S. R. Govindarajulu, M. H. Novak, E. A. Alwan, and J. L. Volakis, "A 60 GHz phased array with measurement and de-embedding techniques," *Analog Integr. Circuits Signal Process.*, vol. 97, pp. 557–563, Dec. 2018.
- [24] S. Adamshick, S. R. Govindarajulu, and E. A. Alwan, "A novel low loss 3D system-in-package approach for 60GHz antenna on chip applications," in *Proc. IEEE 63rd Int. Midwest Symp. Circuits Syst. (MWSCAS)*, 2020, pp. 537–540.
- [25] A. Rashidian, S. Jafarlou, A. Tomkins, K. Law, M. Tazlauanu, and K. Hayashi, "Compact 60 GHz phased-array antennas with enhanced radiation properties in flip-chip BGA packages," *IEEE Trans. Antennas Propag.*, vol. 67, no. 3, pp. 1605–1619, Mar. 2019.
- [26] T. Zhang, L. Li, M. Xie, H. Xia, X. Ma, and T. J. Cui, "Low-cost aperture-coupled 60-GHz-phased array antenna package with compact matching network," *IEEE Trans. Antennas Propag.*, vol. 65, no. 12, pp. 6355–6362, Dec. 2017.
- [27] A. Dave and R. Franklin, "SIW based packaging technique for gain improvement and coupling reduction in mmWave antenna-in-package (AIP) solutions," in *Proc. IEEE 22nd Annu. Wireless Microw. Technol. Conf. (WAMICON)*, 2022, pp. 1–4.
- [28] J. Heyen, T. V. Kerssenbrock, A. Chernyakov, P. Heide, and A. F. Jacob, "Novel LTCC-/BGA-modules for highly integrated millimeter-wave transceivers," *IEEE MTT-S Int. Microw. Symp. Dig.*, vol. 2, 2003, pp. 1041–1044.
- [29] M. H. Novak, F. A. Miranda, and J. L. Volakis, "Ultra-wideband phased array for small satellite communications," *IET Microw. Antennas Propag.*, vol. 11, no. 9, pp. 1234–1240, Jul. 2017.
- [30] M. H. Novak and J. L. Volakis, "Ultrawideband antennas for multi-band satellite communications at UHF–Ku frequencies," *IEEE Trans. Antennas Propag.*, vol. 63, no. 4, pp. 1334–1341, Apr. 2015.
- [31] W. F. Moulder, K. Sertel, and J. L. Volakis, "Superstrate-enhanced ultrawideband tightly coupled array with resistive FSS," *IEEE Trans. Antennas Propag.*, vol. 60, no. 9, pp. 4166–4172, Sep. 2012.
- [32] D. K. Papanonis and J. L. Volakis, "Dual-polarized tightly coupled array with substrate loading," *IEEE Antennas Wireless Propag. Lett.*, vol. 15, pp. 325–328, 2016.
- [33] M. Carvalho, A. D. Johnson, E. A. Alwan, and J. L. Volakis, "Semi-resistive approach for tightly coupled dipole array bandwidth enhancement," *IEEE Open J. Antennas Propag.*, vol. 2, pp. 110–117, 2021.
- [34] A. Barakat, A. Allam, R. K. Pokharel, H. Elsadek, M. El-Sayed, and K. Yoshida, "Performance optimization of a 60 GHz antenna-on-chip over an artificial magnetic conductor," in *Proc. Japan-Egypt Conf. Electron. Commun. Comput. (JEC-ECC)*, pp. 118–121, Mar. 2012.
- [35] A. B. Smolders, U. Johannsen, M. Liu, Y. Yu, and P. G. M. Baltus, "Differential 60 GHz antenna-on-chip in mainstream 65 nm CMOS technology," *Proc. IEEE Int. Symp. Antennas Propag. (APSURSI)*, 2014, pp. 356–357.
- [36] F. Gutierrez, S. Agarwal, K. Parrish, and T. S. Rappaport, "On-chip integrated antenna structures in CMOS for 60 GHz WPAN systems," *IEEE J. Sel. Areas Commun.*, vol. 27, no. 8, pp. 1367–1378, Oct. 2009.
- [37] S. Li, R. Zhang, Z. Yi, Y. Ding, E. Ren, and G. Yang, "A hybrid beamforming-based transceiver with antenna in package for millimeter-wave small cell," in *Proc. IEEE 4th Int. Conf. Electron. Technol. (ICET)*, 2021, pp. 748–751.
- [38] B.-S. Fang, K.-T. Chen, C.-C. Lai, and J.-C. Cheng, "Millimeter wave antenna in package (AIP) measured in far-field by a vertical probe station," in *Proc. IEEE 20th Electron. Packag. Technol. Conf. (EPTC)*, 2018, pp. 519–523.
- [39] E.-Y. Hsueh, H.-C. Chang, and K.-H. Lin, "A novel broadband aperture-coupled microstrip patch array antenna for AiP solutions," *Proc. IEEE Int. Symp. Antennas Propag. & USNC/URSI Nat. Radio Sci. Meeting*, 2017, pp. 2151–2152.
- [40] W. Liu, Z. N. Chen, and X. Qing, "60-GHz thin broadband high-gain LTCC metamaterial-mushroom antenna array," *IEEE Trans. Antennas Propag.*, vol. 62, no. 9, pp. 4592–4601, Sep. 2014.
- [41] D. G. Kam, D. Liu, A. Natarajan, S. Reynolds, H.-C. Chen, and B. A. Floyd, "LTCC packages with embedded phased-array antennas for 60 GHz communications," *IEEE Microw. Compon. Lett.*, vol. 21, no. 3, pp. 142–144, Mar. 2011.
- [42] J. Lanteri et al., "60 GHz antennas in HTCC and glass technology," in *Proc. 4th Eur. Conf. Antennas Propag.*, 2010, pp. 1–4.
- [43] M. Du, J. Xu, Y. Dong, and X. Ding, "LTCC SIW-vertical-fed-dipole array fed by a microstrip network with tapered microstrip-to-SIW transitions for wideband millimeter-wave applications," *IEEE Antennas Wireless Propag. Lett.*, vol. 16, pp. 1953–1956, 2017.
- [44] S. Gao, H. Zhu, Y. Liu, and W. Shen, "A dual-polarized millimeter wave antenna with enhanced port isolation based on LTCC technology for 5G applications," in *Proc. IEEE MTT-S Int. Wireless Symp. (IWS)*, 2021, pp. 1–3.
- [45] A. L. Amadjikpe, D. Choudhury, C. E. Patterson, B. Lacroix, G. E. Ponchak, and J. Papapolymerou, "Integrated 60-GHz antenna on multilayer organic package with broadside and end-fire radiation," *IEEE Trans. Microw. Theory Techn.*, vol. 61, no. 1, pp. 303–315, Jan. 2013.
- [46] W. Hong, K.-H. Baek, and A. Goudelev, "Grid assembly-free 60-GHz antenna module embedded in FR-4 transceiver carrier board," *IEEE Trans. Antennas Propag.*, vol. 61, no. 4, pp. 1573–1580, Apr. 2013.
- [47] Z. N. Chen, X. Qing, M. Sun, K. Gong, and W. Hong, "60-GHz antennas on PCB," in *Proc. 8th Eur. Conf. Antennas Propag. (EuCAP)*, Apr. 2014, pp. 533–536.

- [48] A. D. Johnson, E. A. Alwan, and J. L. Volakis, "A low cost millimeter-wave phased array," in *Proc. URSI Int. Symp. Electromagn. Theory (EMTS)*, 2019, pp. 1–3.
- [49] H. Wheeler, "Simple relations derived from a phased-array antenna made of an infinite current sheet," *IEEE Trans. Antennas Propag.*, vol. 13, no. 4, pp. 506–514, Jul. 1965.
- [50] M. H. Novak, F. A. Miranda, and J. L. Volakis, "Ultra-wideband phased array for millimeter-Wave ISM and 5G bands, realized in PCB," *IEEE Trans. Antennas Propag.*, vol. 66, no. 12, pp. 6930–6938, Dec. 2018.
- [51] "PCBWay PCB capabilities." Accessed: Oct. 14, 2021. [Online]. Available: <https://www.pcbway.com/capabilities.html>
- [52] S. M. Moghaddam, J. Yang, and A. U. Zaman, "Fully-planar ultra-wideband tightly-coupled array (FPU-TCA) with integrated feed for wide-scanning millimeter-wave applications," *IEEE Trans. Antennas Propag.*, vol. 68, no. 9, pp. 6591–6601, Sep. 2020.
- [53] G. E. Ponchak, D. Chun, J.-G. Yook, and L. P. B. Katehi, "The use of metal filled via holes for improving isolation in LTCC RF and wireless multichip packages," *IEEE Trans. Adv. Packag.*, vol. 23, no. 1, pp. 88–99, Feb. 2000.
- [54] "Chip quik-thermally stable solder paste no-clean Sn42/Bi57.6/Ag0.4 T4 (15G syringe)." Accessed: Oct. 14, 2021. [Online]. Available: [http://www.chipquik.com/store/productinfo.php?products\\_id=470006](http://www.chipquik.com/store/productinfo.php?products_id=470006)
- [55] "Surface mount technology (SMT) ball grid array-BGA." 2022. [Online]. Available: <https://nepp.nasa.gov/index.cfm/5511>
- [56] "Leaded VS Lead-free profiles." Accessed: Oct. 14, 2021. [Online]. Available: <https://www.kester.com/knowledge-base/knowledge-base>
- [57] "Reflow soldering profiles." Accessed: Oct. 14, 2021. [Online]. Available: <https://www.compuphase.com/electronics/reflowsolderprofiles.htm>
- [58] "Lead-free reflow profile: Soaking type vs. Slumping type." Accessed: Oct. 14, 2021. [Online]. Available: <https://www.7pcb.com/blog/lead-free-reflow-profile>
- [59] N.-C. Lee, "Optimizing the reflow profile via defect mechanism analysis," *Solder. Surf. Mount Technol.*, vol. 11, no. 1, pp. 13–20, 1999.



**MATTHEW W. NICHOLS** (Graduate Student Member, IEEE) received the B.S. degree in electrical engineering from Western New England University, Springfield, MA, USA, in 2018, and the M.S. degree in electrical and computer engineering from Florida International University, Miami, FL, USA, in 2021, where he is currently pursuing the Ph.D. degree with the RFCOM Lab. His research interests include deployable array apertures, textile electronics, ultra-wideband array apertures, and mm-wave phased arrays. He was a NASA Research Announcement Fellowship Award recipient in 2019.



**STAVROS KOULOURIDIS** (Member, IEEE) was born in Athens, Greece, in 1975. He received the Diploma Engineering degree in electrical and computer engineering and the Ph.D. degree in microwave engineering from the National Technical University of Athens, Greece, in 1999 and 2003, respectively.

From 2004 to 2008, he worked as a Postdoctoral Researcher with the ElectroScience Laboratory, The Ohio State University, Columbus, OH, USA. He joined the Electrical and Computer Engineering Department, University of Patras, Greece, in March 2009, where he is currently an Associate Professor and the Director of the RF, Microwave and Mobile Communications Laboratory. Since August 2022, he has been a Visiting Professor with Florida International University, Miami, FL, USA. From 2015 to 2016, he was visiting the Group of Electrical Engineering–Paris (GeePs)/CNRS-CentraleSupélec-Univ. Paris-Sud-Université Paris-Saclay–Sorbonne Université on a sabbatical leave. He has published over 100 refereed journal articles and conference proceeding papers. His research interests include antenna and microwave devices design, development and fabrication of novel materials, microwave applications in medicine, electromagnetic optimization techniques, and applied computational electromagnetics.

Dr. Koulouridis was a recipient of a three-year Ph.D. Scholarship on Biomedical Engineering from Hellenic State Scholarships Foundation in 2001. He received the Annual Award for the Best Dissertation with the National Technical University of Athens. From 2013 to 2019, he was the Chair of the IEEE AP/MTT/ED Joint Local Greek Chapter. He was the General Chair of the International Workshop in Antennas Technology 2017. He is serving as a reviewer for several scientific international journals. From 2010 to 2019, he has served with the Technical Program Committee for IEEE Antennas and Propagation Society International Symposium. Since 2015, he has been serving with the Technical Program Committee of European Conference of Antennas and Propagation as a Meta-Reviewer. He is a Topic Editor of *Electronics* (MDPI). He is a member of the Editorial Board for *Telecom* (MDPI). He is an Associate Editor of IEEE ANTENNAS AND WIRELESS PROPAGATION LETTERS and IEEE JOURNAL OF ELECTROMAGNETICS, RF AND MICROWAVES IN MEDICINE AND BIOLOGY.



**SATHEESH B. VENKATAKRISHNAN** (Senior Member, IEEE) was born in Tiruchirappalli, India, in 1987. He received the bachelor's degree in electronics and communication engineering from the National Institute of Technology Tiruchirappalli in 2009, and the M.S. and Ph.D. degrees in electrical engineering from The Ohio State University, Columbus, OH, USA, in 2017. He was a Scientist with DRDO, India, from 2009 to 2013, working on the development and implementation of active electronic steerable

antennas. He is currently a Research Assistant Professor of Electrical and Computer Engineering with Florida International University. He is also working on Simultaneous Transmit and Receive System to improve the spectral efficiency. His current research includes receiver design for communication circuits, RF systems, and digital signal processing using FPGAs. He was a recipient of the IEEE Electromagnetic Theory Symposium Young Scientist Award in 2019. He won the 2nd Prize in International Union of Radio Science General Assembly and Scientific Symposium Student Paper Competition held at Montreal, Canada, in August 2017. He also received the Honorable Mention in the Student Paper Competition at the IEEE Antenna and Propagation Symposium in 2015 and 2016, and the Student Fellowship Travel Grant Award at the U.S. National Committee for the International Union of Radio Science in 2016 and 2017. He has been a Phi Kappa Phi Member since 2015.



**ELIAS A. ALWAN** (Member, IEEE) was born in Aitou, Lebanon, in 1984. He received the B.E. degree (summa cum laude) in computer and communication engineering from Notre Dame University-Louaize, Zouk Mosbeh, Lebanon, in 2007, the M.E. degree in electrical engineering from the American University of Beirut, Beirut, Lebanon, in 2009, and the Ph.D. degree in electrical and computer engineering from The Ohio State University (OSU), Columbus, OH, USA, in 2014. He is currently an Eminent Scholar

Chaired Assistant Professor with the Department of Electrical and Computer Engineering, Florida International University, Miami, FL, USA. From 2015 to 2017, he was a Senior Research Associate with the Electro Science Laboratory, OSU. His research interests include antennas and radio frequency systems with particular focus on ultra-wideband communication systems, including UWB arrays, reduced hardware and power-efficient communication back-ends, and millimeter-wave technologies for 5G applications. He was the recipient of the 2020 NSF CAREER Award. He has been a Phi Kappa Phi Member since 2010.



**JOHN L. VOLAKIS** (Life Fellow, IEEE) was born on 13 May 1956 in Chios, Greece and immigrated to the USA in 1973. He received the B.E. degree (summa cum laude) from Youngstown State University, Youngstown, OH, USA, in 1978, and the M.Sc. and Ph.D. degrees from The Ohio State University, Columbus, OH, USA, in 1979 and 1982, respectively.

He started his career with Rockwell International North American Aircraft Operations (currently, Boeing) from 1982 to 1984. In 1984, he was appointed as an Assistant Professor with the University of Michigan at Ann Arbor, Ann Arbor, MI, USA, becoming a Full Professor in 1994. He also served as the Director of the Radiation Laboratory from 1998 to 2000. From January 2003 to August 2017, he was the Roy and Lois Chope Chair Professor of Engineering with The Ohio State University, where he served as the Director of the ElectroScience Laboratory from 2003 to 2016. Since August 2017, he has been the Dean of the College of Engineering and Computing and a Professor of Electrical and Computer Engineering with Florida International University. Over the years, he carried out research in computational methods, antennas, wireless communications and propagation, electromagnetic compatibility and interference, design optimization, RF materials, multiphysics engineering, millimeter waves, terahertz, and medical sensing. His publications include nine books, over 450 journal papers and 950 conference papers, 33 book chapters, and 32 patents/disclosures. Among his coauthored books are: *Approximate Boundary Conditions in Electromagnetics* (1995); *Finite Element Methods for Electromagnetics* (1998); *Antenna Engineering Handbook* (2007 and 2019, 4th and 5th ed.); *Small Antennas* (2010); *Integral Equation Methods for Electromagnetics* (2011); and *Wearable Antennas and Electronics* (Artech House, 2022). He has graduated/mentored over 100 doctoral students/post-docs with 43 of them receiving best paper awards at conferences.

Prof. Volakis was listed by ISI among the top 250 most referenced authors in 2004. Among his awards are: The University of Michigan College of Engineering Research Excellence Award in 1993, the Scott Award from The Ohio State University College of Engineering for Outstanding Academic Achievement in 2011, the IEEE AP Society C-T. Tai Teaching Excellence Award in 2011, the IEEE Henning Mentoring Award in 2013, the IEEE Antennas and Propagation Distinguished Achievement Award in 2014, The Ohio State University Distinguished Scholar Award in 2016, and The Ohio State University ElectroScience Laboratory George Sinclair Award in 2017, the URSI Booker Gold Medal in 2020, an Advanced Computational Electromagnetics Society Fellow, an American Association for the Advancement of Science Fellow, and a National Academy of Inventors Fellow in 2021. His service to Professional Societies include: the 2004 President of the IEEE Antennas and Propagation Society in 2004, the Chair of USNC/URSI Commission B from 2015 to 2017, twice the General Chair of the IEEE Antennas and Propagation Symposium, an IEEE APS Distinguished Lecturer, an IEEE APS Fellows Committee Chair, and an IEEE-wide fellows committee member and an associate editor of several journals.