Phase-Locked Loop of SerDes for Satellite Laser Communication

Based on TSMC 55G process, a phase-locked loop (PLL) design is presented, which is used in the SerDes system of satellite laser communication equipment. The codec in the satellite laser communication equipment needs SerDes system to provide the fractional-N frequency-division clock signal. The transmission rate of the SerDes system is 5Gb/s. The clock frequency range of fractional-N PLL is 2.5GHz-20/7GHz. The power consumption is 27mW at 1.8V.