Generalizing the Concept of Scalable Reversible Circuit Synthesis for Multiple-Valued Logic | IEEE Conference Publication | IEEE Xplore