

Wafer-Level Vacuum Sealing by Transfer Bonding of Silicon Caps for Small Footprint and Ultra-Thin MEMS Packages

Xiaojing Wang¹, Simon J. Bleiker², Pierre Edinger, Carlos Errando-Herranz, Niclas Roxhed, *Member, IEEE*, Göran Stemme, *Fellow, IEEE*, Kristinn B. Gylfason, *Member, IEEE*, and Frank Niklaus³, *Senior Member, IEEE*

Abstract—Vacuum and hermetic packaging is a critical requirement for optimal performance of many micro-electro-mechanical systems (MEMS), vacuum electronics, and quantum devices. However, existing packaging solutions are either elaborate to implement or rely on bulky caps and footprint-consuming seals. Here, we address this problem by demonstrating a wafer-level vacuum packaging method featuring transfer bonding of 25- μm -thin silicon (Si) caps that are transferred from a 100-mm-diameter silicon-on-insulator (SOI) wafer to a cavity wafer to seal the cavities by gold–aluminum (Au–Al) thermo-compression bonding at a low temperature of 250 °C. The resulting wafer-scale sealing yields after wafer dicing are 98% and 100% with sealing rings as narrow as 6 and 9 μm , respectively. Despite the small sealing footprint, the Si caps with 9- μm -wide sealing rings demonstrate a high mean shear strength of 127 MPa. The vacuum levels in the getter-free sealed cavities are measured by residual gas analysis to be as low as 1.3 mbar, based on which a leak rate smaller than 2.8×10^{-14} mbarL/s is derived. We also show that the thickness of the Si caps can be reduced to 6 μm by post-transfer etching while still maintaining excellent hermeticity. The demonstrated ultra-thin packages can potentially be placed in between the solder bumps in flip-chip interfaces, thereby avoiding the need of through-caps in conventional MEMS packages. [2018-0257]

Index Terms—Vacuum, hermetic, packaging, sealing, MEMS, ultra-thin package, small footprint, transfer bonding, 3D integration, flip chip, aluminum, gold, thermo-compression bonding.

I. INTRODUCTION

VACUUM packaging is a process for encapsulating a device (e.g. a MEMS or nano-electro-mechanical system (NEMS) device) in a vacuum environment and maintaining the internal vacuum level using hermetic seals. It enables functionality and long-term reliability of various MEMS devices, such as inertial sensors, pressure sensors and infrared detectors, but typically also constitutes a significant part of their cost in high-volume production [1], [2]. As a general trend,

wafer-scale manufacturability, very high sealing yields, and reduced sealing footprints are required in vacuum packaging for cost reduction and further system miniaturization [3]. At the same time, lower packaging temperatures, sufficient thermal stability and long-term hermeticity of the seals, as well as reduced device thicknesses after capping are pursued for important application areas such as portable devices, and for improving compatibility with other 3D system integration processes such as flip chip bonding [4]–[6]. The use of thin caps for hermetic packaging has drawn particular attention, since it offers many advantages over thick caps [7]–[9]. Thin caps result in low package and device thicknesses, and by combining thin caps with small sealing footprints [8], [9], significant device miniaturization and cost reduction can be achieved. Furthermore, a thin cap ($< 50 \mu\text{m}$) made of optically transparent materials, such as silicon dioxide, silicon nitride, or silicon (for infrared light), is very useful for low-loss transmission of light signals and optical interfacing, e.g. in micro-opto-electro-mechanical systems (MOEMS) [8]–[11]. Another very important merit of a thin cap is that if the cap height is smaller than the solder or stud bumps in a flip chip bonding process, it allows direct vertical stacking of the encapsulated substrates without relying on through silicon vias (TSVs) or through glass vias (TGVs) in the cap, thus facilitating high-density 3D system-on-chip (SoC) integration of multiple modules [6], as illustrated in Fig. 1.

To realize wafer-level encapsulation with thin caps, two main types of packaging approaches have been developed: vacuum packaging by thin film deposition and wafer bonding of caps. Thin film deposition typically uses a sacrificial layer to cover the structures to be sealed, followed by a cap film deposition. The sacrificial layer is subsequently removed by etching through access holes or by thermal decomposition. Finally, a sealing film is conformally deposited over the cap film to seal the access holes [7], [12]–[20]. The total thickness of the capping film stack is usually only a few micrometers, which offers very low profile as well as small footprint seal in the lateral dimension. However, there are several drawbacks associated with this approach [21]. First, the packaging process is complex, especially if MEMS or NEMS movable structures must also be released, since in this case multiple sacrificial layers have to be incorporated. Second, because all the processes must be compatible with the specific device structures

Manuscript received October 27, 2018; revised February 24, 2019; accepted April 5, 2019. Date of publication April 25, 2019; date of current version May 31, 2019. This work was supported by the European Framework Programme Horizon 2020 MORPHIC under Grant 780283. The work of X. Wang was supported by the China Scholarship Council (CSC). Subject Editor L. C. Spangler. (*Corresponding author: Xiaojing Wang.*)

The authors are with the Division of Micro and Nanosystems, School of Electrical Engineering and Computer Science, KTH Royal Institute of Technology, 100 44 Stockholm, Sweden (e-mail: xiawang@kth.se).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/JMEMS.2019.2910985




Fig. 1. Illustration of two different 3D heterogeneous integration schemes. (a) System-on-chip (SoC) integration with a conventional bulky cap sealing the integrated circuit (IC) and MEMS/NEMS chip. Through silicon vias (TSVs) or through glass vias (TGVs) in the cap are used to connect to additional modules. (b) SoC integration featuring higher component density using ultra-thin caps locally encapsulating the MEMS/NEMS parts. No TSVs and TGVs are needed in the thin caps.

and materials, this approach suffers from lack of flexibility and universality. Third, in the case of sacrificial and sealing films made of silicon oxide, silicon nitride, or poly-silicon, the deposition processes typically involve high temperatures, which may hinder its use for many applications, e.g. sealing of MEMS on ICs. In contrast, hermetic sealing of devices by bonding caps on top of the devices is a more versatile approach. Since the preparation of the caps is separated from the preparation of the devices to be sealed, and because various material systems for the bonding and sealing process can be employed, this approach overcomes the abovementioned drawbacks of sealing by thin film deposition.

A variety of methods are available for sealing of devices with thin caps by bonding. One such method is transfer bonding, where pre-defined thin caps on a carrier wafer are transferred to the device wafer by wafer bonding and subsequently the carrier wafer is removed [21]–[29]. Transfer bonding of pre-defined caps has the advantage of precise control of the cap thickness, which is promising to realize uniform and ultra-thin caps on wafer-scale. Different cap materials have been investigated for sealing by transfer bonding, including polymers [23]–[27], silicon [22], [28], silicon nitride [29], glass [28], and metals [21], [30], [31]. Polymers are permeable to gases and moisture, and are not suitable for vacuum or hermetic packaging [32], [33], neither as cap materials [23]–[27], nor as bonding and sealing materials [21], [28], [29], [34]. Metals are superior candidates for sealing because they provide excellent hermeticity and mechanical strength, meaning that metal sealing rings as narrow as tens of micrometers could be sufficient for hermetic and vacuum packaging [35]. Efforts have been made to realize hermetic sealing using transferred thin caps in combination with metal-based seals. Au-Si eutectic bonding was investigated for vacuum packaging using deposited poly-Si microcaps. However, the packages exhibited significant internal pressure increase after 50 days of storage [22]. 5 μm -thick electroplated Ni caps were transferred from a carrier wafer to a device wafer using Ni-Sn transient liquid phase (TLP) bonding, however the resulting packages were not hermetically sealed [9], [31]. A transfer bonding approach for selective transfer of specific dies from the carrier wafer to the target wafer by laser

debonding has been reported [36]. This approach is based on Au-Au bonded seals and temporary polymer bonding of dies on the carrier wafer. In [36], the dies on the carrier wafer functioned as caps to be transferred to the target substrate. However, no thin caps were realized, and the sealing rings were as wide as 90 μm .

Another wafer bonding-based approach for sealing of devices with thin caps is realized by Au-Au thermo-compression bonding or Au-Sn eutectic bonding of a silicon cap wafer to a device wafer and subsequent thinning of the Si cap wafer by grinding [37]–[40]. Although being an extremely successful packaging approach that is widely used in industry, e.g. for packaging of film bulk acoustic resonator (FBAR) filters [37], [38], this approach poses potential challenges in realizing uniform ultra-thin cap thickness (e.g. $\sim 5\mu\text{m}$) on wafer-scale without impairing the structural integrity and hermeticity of the seals during the grinding process. The reported Si caps realized with this approach were relatively thick, ranging from 60 μm to 80 μm [37]–[40]. Besides, either wide metal sealing rings of 75–100 μm were used [39], [40], or no details of the package design, sealing process, and resulting long-term hermeticity are described in the literature reports [37], [38].

In summary, to the best of our knowledge, there have been no reports where transferred thin caps ($< 30\mu\text{m}$) in combination with small sealing footprints ($< 10\mu\text{m}$) provided reliable vacuum sealing of cavities. Here, we present a novel wafer-level packaging process that realizes vacuum sealing of cavities using 25 μm -thick Si caps transferred from an SOI wafer. We used the Si device layer of an SOI wafer in our work because of the precise control of the thin Si device layer for the pre-defined caps, the excellent mechanical strength and low residual stress of single-crystalline Si, and the minimal thermal mismatch between the Si caps and typical MEMS device wafers. Compared to the abovementioned post-thinning technique by grinding of the bonded Si caps, our approach avoids potential mechanically-induced damage of the caps and sealing rings, if ultra-thin caps are to be achieved. The vacuum sealing is provided by Au-Al thermo-compression bonding at a low temperature of 250 $^{\circ}\text{C}$, thus being compatible with standard IC processes. The use of thin single crystalline Si caps in combination with narrow metal sealing rings ($< 10\mu\text{m}$) aims to provide a reliable and space-efficient solution for fully hermetic packaging of MEMS and NEMS, and potentially for high-density 3D integration with ICs. Furthermore, the hermeticity of the sealed cavities and the strength of the bonds are evaluated. Finally, the influence of sealing ring width on the resulting sealing yield and the possibility of encapsulating cavities of various dimensions using the thin Si caps are investigated.

II. DESIGN AND FABRICATION

A. Concept of Transfer Bonding of Thin Caps

The concept of our sealing approach by transfer bonding of thin caps is illustrated in Fig. 2. The thin Si caps are prepared on the device layer of an SOI cap wafer. Protruding Si sealing rings are formed along the perimeters of the caps and covered by a layer of Au. The cap wafer is then




Fig. 2. Schematic cross-sectional drawing of the hermetic packaging concept by transfer bonding of thin Si caps.

aligned and bonded to the cavity wafer with corresponding Al sealing rings, thus sealing the enclosed cavities. The handle layer and buried oxide (BOX) layer of the cap wafer are removed after the bonding, thus achieving transfer of the thin Si caps. The narrow protruding Si/Au rings are designed to introduce high local pressure at the Au-Al bonding interfaces, which not only results in a small sealing footprint, but also induces plastic deformation of Au and Al. Thus, the Au and Al are partially extruded sideways, which potentially helps breaking the surface oxide formed on the Al sealing rings. Consequently, close and uniform contact between Al and Au layers is formed, which facilitates the subsequent solid-state inter-atomic diffusion processes and bond formation [41]. In addition, the induced plastic deformation makes the bonding and sealing process insensitive to the surface roughness of the Au and Al sealing rings.

The benefit of using Al on the cavity wafer is that Al is a standard bond pad material on MEMS dies and on complementary metal-oxide-semiconductor (CMOS) wafers. Thus, the Al sealing rings can be patterned together with the bond pads in the same process, which introduces minimal changes to the standard processing flow for producing the device wafer. To assist the bonding between the Si caps and the Al sealing rings, soft metals such as Al, Au, and Ag are potential candidates for covering the Si sealing rings on the cap wafer. The bonding temperature for Al-Al thermo-compression bonding is typically as high as 400–450 °C [42], [43], which potentially makes the device structures prone to thermally induced damages. Ag-Al bonding suffers from contact corrosion, especially under humid conditions [44]. Thus, Au is chosen in this work to realize the low-temperature Au-Al thermo-compression bonding, which has been demonstrated for hermetic packaging at a higher temperature of 300 °C [45]. For the cap material, Si is used to minimize the thermal mismatch between the thin caps and the cavity wafer, thus reducing the risk of crack formation in the seals. The use of an SOI cap wafer is to precisely and reliably define the thickness of the Si caps. The relatively high stiffness of single




Fig. 3. Three different sealing ring frames with cavities of different dimensions (Si caps are hidden for better illustration).

TABLE I
DIMENSIONS OF KEY DESIGN PARAMETERS AND VARIATIONS

Thickness of thin Si caps	25 μm
Widths of Si/Au sealing rings	3 – 27 μm (3 μm interval, 9 variations)
Thickness of Si/Au sealing rings	5 μm (Si) + 1.8 μm (Au)
Side lengths of the effective square Si caps	0.3 mm / 1.5 mm / 3 mm
Side lengths of the physical boundaries of the Si caps	0.39 mm / 1.6 mm / 3.1 mm
Radii of rounded Si/Au sealing frame corners	20 μm / 100 μm / 200 μm
Thickness of Al sealing rings	650 nm
Widths of Al sealing rings	30 μm wider than Si/Au sealing rings
Number of large / extra-large / small Si caps	432 / 32 / 144

crystalline Si also provides mechanical stability for the thin caps, especially when the thin caps deflect due to pressure difference between the sealed vacuum cavities and the ambient atmosphere.

To investigate the influence of the Si/Au sealing ring width on the resulting sealing yield, nine different sealing ring widths from 3 μm to 27 μm were incorporated on the same cap wafer. Cavities of three different dimensions were also included in the same cavity wafer to study the possibility of applying the proposed packaging method to different cavity sizes, as shown in Fig. 3. The dimension of the large sealing frame of 1.5 mm \times 1.5 mm was designed in the way that the deflections of the thin Si caps due to pressure difference would be smaller than the thickness of the Si/Au sealing rings, thus avoiding any protrusion into the cavities. Extra-large cap designs were included for covering multiple cavities. This is useful for reducing the overall sealing footprint when capping several devices in a single package. In this case, the separation walls between the cavities serve as additional supports that can reduce the deflections of large caps into the cavities. The key design parameters and design variations of the sealing structures are summarized in Table I.

B. Fabrication

The process flow of the proposed wafer-level vacuum packaging method by transfer bonding of thin Si caps is shown




Fig. 4. Process flow of the vacuum packaging method by transfer bonding of thin Si caps. (a) Patterning of Si sealing rings by DRIE on the cap wafer. (b) TiW/Au deposition on cap wafer. (c) Selective Au etching and Si DRIE to define the thin Si caps. (a') Thermal oxidation and TiW/Al coating of the cavity wafer. (b') Patterning of Al sealing rings by selective Al etching. (c') Selective DRIE of SiO₂ and Si to form cavities. (d) Wafer alignment and bonding of the wafers inside a vacuum chamber at 250 °C, thereby achieving sealing of the cavities. (e) Removal of the handle and BOX layers of the cap wafer by RIE, leaving the thin Si caps on the cavity wafer. The thin caps defect if there is a pressure difference between the inside of the cavity and outside atmosphere.

in Fig. 4. A 100 mm-diameter SOI wafer with a 30 μm -thick Si device layer, a 500 nm-thick BOX layer, and a 400 μm -thick handle layer was used as the cap wafer. The 5 μm -high Si sealing rings were firstly formed by photolithography and Si deep reactive ion etching (DRIE) on the device layer of the SOI cap wafer (Fig. 4a). Then, a 100 nm-thick TiW adhesion layer and a 1.8 μm -thick Au bonding layer were sputtered on the Si sealing rings after oxygen plasma cleaning of the cap wafer (Fig. 4b). Thereafter, the Au and TiW layers were selectively etched (using a photoresist mask) in solutions using I₂/KI and NH₃·H₂O/H₂O₂ as main etchants, respectively. Finally, the thin Si caps were formed by Si DRIE (Fig. 4c). The Au coating covering the caps potentially helps to enhance the overall hermeticity of the resulting packages. However, if optical transparency of the thin Si caps in the infrared wavelength region is needed, the Au coating inside the Si/Au sealing frames can be selectively removed using an additional mask.

For the cavity wafer, a single-side polished 500 μm -thick and 100 mm-diameter Si wafer with a 1 μm -thick thermal SiO₂ was prepared. First, a 100 nm-thick TiW adhesion layer and a 650 nm-thick Al bonding layer were sputtered on the cavity wafer (Fig. 4a'). Then, the Al sealing rings and TiW layer were patterned sequentially by selective etching (using a photoresist mask) in solutions using H₃PO₄/HNO₃/CH₃COOH and NH₃·H₂O/H₂O₂ as main etchants, respectively (Fig. 4b'). The Al sealing rings were designed to be 30 μm wider than the corresponding Si/Au sealing rings on the cap wafer in order to have a large tolerance (30 μm) for wafer-to-wafer misalignment during wafer bonding. Thereafter, the cavities were formed by DRIE of SiO₂ and Si to a depth of 100 μm , using another photoresist mask (Fig. 4c'). Finally, the photoresist mask was removed by oxygen plasma etching.

Prior to wafer bonding, the cap wafer was cleaned by deionized water and dried in a spin dryer. No additional cleaning was used for the cavity wafer. The two wafers were then aligned in a pre-bond wafer aligner (*Suss BA8*, *Suss MicroTec AG*, *Germany*), clamped together, and transferred to a wafer bonder (*Suss CB8*, *Suss MicroTec AG*, *Germany*) (Fig. 4d). The bonder chamber was firstly evacuated to a pressure of 7×10^{-5} mbar, after which the pump was kept running for one additional hour. Then, a bonding force of 25 kN was applied to the wafer stack by the top and bottom wafer chucks in the chamber, with a force ramping rate of 8 kN/min. Thereafter, the wafer stack was heated to a temperature of 250 °C, with a temperature ramping rate of ~ 20 °C/min. The set temperature and bonding force were then kept constant for 45 min. The applied force of 25 kN corresponds to a local pressure of approximately 400 MPa at the as-patterned Au-Al bonding interfaces, which is four times the yield strength of Au. This pressure level was used to ensure plastic deformation of the Au-Al sealing rings. Finally, the wafer chucks were cooled down to room temperature with a cooling rate of ~ 5 °C/min, followed by removal of the bonding force and venting of the bonder chamber.

After bonding, the handle layer of the SOI cap wafer was removed by Si RIE, which stopped at the BOX layer. After the Si etching, the BOX layer wrinkled in the areas where there were no Si caps, due to relaxation of internal compressive strain. The wrinkled BOX layer was easily removed by an N₂ gas jet. Next, the remaining BOX layer was removed by SiO₂ RIE, which was controlled by time so that the thermal SiO₂ on the cavity wafer was not etched significantly. Thus, the Si caps were successfully transferred from the cap wafer to the cavity wafer to hermetically seal the vacuum cavities. Alternatively, the BOX layer in between the Si caps could be removed by SiO₂ RIE before the wafer bonding and after the formation of individual caps by Si DRIE (between steps of Fig. 4c and Fig. 4d), which would avoid the formation of a wrinkled BOX layer in the first place. At atmospheric pressure, the thin Si caps deflected due to the pressure difference between outside atmosphere and the sealed vacuum cavities, as depicted in Fig. 4e. This offers a convenient way for monitoring the sealing yield over the wafer and evaluating leak rates of the seals during long-term storage [41], [46].




Fig. 5. Optical images of the cavity wafer before and after the transfer of the thin Si caps. (a) Image of a part of the cavity wafer before the thin cap transfer. (b) Image of the same site after the thin cap transfer.

We also tested the above described Au-Al bonding process at room temperature in combination with a higher bonding force of 32 kN, instead of the utilized 250 °C. However, in this case the cap wafer detached from the cavity wafer during the wafer thinning process, indicating that the resulting Au-Al bond was not sufficiently strong. Another Au-Al bonding test was conducted at 250 °C but with a lower bonding force of 16 kN, instead of 25 kN. The bonded wafers survived the wafer thinning process and exhibited a similar high sealing yield, indicating that the above described Au-Al bonding process can be used for sealing with lower bonding forces.

III. RESULTS AND DISCUSSION

A. Yield of Thin Cap Transfer and Sealing

After bonding and removal of handle and BOX layers of the SOI cap wafer, all the thin Si caps with different dimensions were successfully transferred to the cavity wafer, except for 5 out of the 432 large Si caps with 3 μm -wide Si/Au sealing rings (Fig. 5). Cavities with intentionally designed leakage also exhibited small deflections of the caps (0.1–0.3 μm), which however were significantly lower than that for the sealed cavities. While this indicates the presence of residual stresses in the caps, the observed stress levels did not cause damage of the seals or the caps. The sealing yields of the large and extra-large Si caps were evaluated by measuring the cap deflections by white-light interferometry (Wyko NT9300, Veeco Inc., US), as shown in Fig. 6. The deflections of the large Si caps with sealing ring widths above 3 μm were below 6 μm , which avoids any protrusion into the cavities. The extra-large Si caps deflected and landed on the separation walls between




Fig. 6. Measured thin cap deflections by white-light interferometry. (a) A large Si cap ($\sim 25 \mu\text{m}$ thick) with a $15 \mu\text{m}$ -wide Si/Au sealing ring. (b) An extra-large Si cap ($\sim 25 \mu\text{m}$ thick) with an $18 \mu\text{m}$ -wide Si/Au sealing ring. The extra-large Si cap landed on the separation walls between the multiple cavities. The zero level refers to the initial top surface of the thin Si caps.

the sealed multiple cavities, with protrusion into the cavities of $\sim 100 \text{ nm}$. For the small Si caps, the theoretical cap deflection is on the order of a few nanometers (calculated according to equation (1) in section III.C), which is below the detection limit of our measurement setup, thus the sealing yield of small cavities cannot be confirmed by this method. The protrusion of the transferred Si caps out of the cavity wafer plane were within $31 \pm 1 \mu\text{m}$, which is below typical solder and stud bump heights of $\sim 50 \mu\text{m}$ after flip chip bonding [47]. Thus, our approach is dimensionally compatible with flip chip bonding as illustrated in Fig. 1b.

To evaluate the wafer-scale sealing yield as a function of the Si/Au sealing ring width, all the 432 large Si caps distributed over the whole wafer were evaluated over a period of two months, using 48 samples for each of the nine different sealing ring widths, as shown in Fig. 7. Except for the cavities with 3 μm -wide Si/Au sealing rings, all the cavities showed excellent sealing yields of either 98% (47 out of 48 cavities sealed) or 100%, even when the Si/Au sealing rings as narrow as 6 μm . The lower sealing yield of the 3 μm -wide Si/Au sealing rings is most likely due to insufficient bond strength as a result of the small bonding area. After two months of storage, the cavity wafer with the transferred thin Si caps was diced using a standard dicing saw (DAD 320, Disco Corp., Japan). The resulting yield after dicing, also plotted in Fig. 7, exhibited no drop except for one leaked cavity with a 24 μm -wide Si/Au sealing ring. For the multi-cavity designs with four types of Si/Au sealing ring widths of 6–24 μm , the overall sealing yield is 97% (31 out of 32 cavities sealed). These cavities also survived dicing and exhibited no gross leakage, which would be indicated if the cap deflections decreased to




Fig. 7. Wafer-scale sealing yield as a function of the Si/Au sealing ring width before and after wafer dicing, after two months of storage in ambient pressure and at room temperature. All the 432 cavities (48 cavities for each of the nine different ring widths) with large Si caps (1.5 mm × 1.5 mm, 25 μm thick) distributed over the whole wafer were used for the evaluation.




Fig. 8. Sealing yield evaluation of the small Si caps (0.3 mm × 0.3 mm) by white-light interferometry after cap thinning (~6 μm thick). (a) Measured protrusion from the cavity wafer plane of a small Si cap with a 15 μm-wide Si/Au sealing ring. (b) Measured deflection of the same small Si cap. (c) Sealing yield of the 72 evaluated small Si caps as a function of the Si/Au sealing ring width. 8 samples were used for each of the nine different sealing ring widths.

below 1 μm, i.e. a loss of the vacuum inside the package. The achieved excellent sealing yields of the large and extra-large cavities after dicing demonstrated excellent mechanical stability of the seals.

To investigate the sealing yields of the small cavities after dicing, 72 caps out of 144 (8 samples for each Si/Au sealing ring width) were thinned down to a thickness of approximately 6 μm by Si RIE so that the cap deflections due to pressure difference were significant enough to measure by white-light interferometry (Fig. 8). The deflections of the thin




Fig. 9. Cross-sectional SEM images of the Au-Al bond interfaces. (a)-(c) Bond interfaces of 6 μm, 15 μm, and 27 μm-wide Si/Au sealing rings, respectively. (d) Focused ion beam (FIB) milled bond interface of the 27 μm-wide Si/Au sealing ring in (c). (e)-(i) Silicon, oxygen, gold, aluminum, titanium element maps of (d) by electron-dispersive X-ray spectroscopy (EDS).

small caps were all below 1 μm (Fig. 8b), which avoided any protrusion into the cavities. Although the sealing yields for the 3 μm-wide and 6 μm-wide Si/Au sealing rings were low, all the other Si/Au sealing ring widths resulted in high sealing yields (Fig. 8c). After cap thinning, the cap protrusions were measured to be within 12 ± 1 μm from the cavity wafer plane, which is dimensionally compatible with the heights of various fine-pitch solder or stud bumps for flip chip bonding [48].

B. Inspection of Bond Interfaces

To inspect the bond interfaces between the Si/Au sealing rings and the corresponding Al sealing rings, randomly selected large cavities were diced along the central axes of the sealed cavities. The scanning electron microscopy (SEM) images of three diced Au-Al bond interfaces are shown in Fig. 9. Three representative types of Si/Au sealing ring widths, i.e. 6 μm, 15 μm, and 27 μm, were compared and showed different degrees of plastic deformation of the Au-Al metal stacks (Fig. 9a–9c). The original 2.65 μm-thick Au-Al metal stacks were compressed to 1.10 μm, 1.37 μm, and 1.75 μm-thick Au-Al intermediate metal compound (IMC) layers, respectively. This difference in thickness was attributed to resulting nonuniform bonding pressures at different sealing ring structures on the cap wafer.

To investigate the resulting solid-state diffusion conditions in the Au-Al intermediate metal compound layers, the bond interface of the 27 μm -wide Si/Au sealing ring was milled using a focused ion beam (FIB, gallium ion) and analyzed by energy-dispersive X-ray spectroscopy (EDS), as shown in Fig. 9d–9i. The resulting element maps confirmed the expected compositions and locations of the different layers in the inspected bond interface. Especially, the uniform distribution of the Au and Al elements in the intermediate metal compound layers demonstrated uniform inter-atomic diffusion at the bond interface, although individual microvoids were sometimes found at the bond interfaces. The EDS analysis revealed an Au to Al atomic ratio of more than 4.8, indicating that the formed IMCs were likely to be Au_4Al or a combination with Au_8Al_3 , which is in agreement with the resulting IMCs of previous work where Au-Al wire bonds underwent a similar thermal process at 250 $^\circ\text{C}$ [49]. In addition, the exposed Au-Al IMCs have a tan color after shear testing (Fig. 13), indicating the presence of Au_4Al or Au_8Al_3 rather than brittle ‘purple plague’ AuAl_2 . These two types of Au-rich IMCs are considered to be ductile [50], [51], and thus potentially beneficial for the reliability of the bond.

C. Leak Rate Evaluation

The leak rates of the sealed cavities were evaluated by monitoring the thin cap deflections over a period of two months. For a square cap with four clamped edges, the deflection W at the center of the plate due to the pressure difference of the sealed cavity pressure and the ambient atmosphere can be calculated using the following equation [52]:

$$W = \frac{3a^4(1-\mu^2)P}{188Ed^3} \quad (1)$$

where a and d represent the width and thickness of the cap, respectively. P is the differential pressure, and E and μ stand for the Young’s modulus and Poisson’s ratio of the plate material, respectively. Since the deflection at the center of the cap is proportional to the differential pressure, the true leak rate L_a can be calculated using the following equation [46]:

$$L_a = \ln\left(\frac{W_{t_1}}{W_{t_2}}\right) \left(\frac{VP_0}{t_2 - t_1}\right) \quad (2)$$

where W_{t_1} and W_{t_2} represent the measured deflections at time points of t_1 and t_2 , respectively. V is the cavity volume, and P_0 is the reference ambient pressure, i.e. standard 1 atmosphere. 30 large Si caps with three representative types of Si/Au sealing ring widths of 6 μm , 15 μm , and 27 μm (10 samples for each type) were randomly selected from different locations of the cavity wafer and measured during the two-month period. The changes in ambient pressure were compensated for using data from a pressure gauge in the lab. The deflection measurement results are shown in Fig. 10.

As can be seen from Fig. 10, the average deflections are the largest for Si caps with 6- μm wide Si/Au sealing rings, and the smallest for Si caps with 27- μm wide Si/Au sealing rings. This difference is also significant between Si caps that are located adjacently on the wafer and thus have nearly identical cap thicknesses. This cannot be explained by equation (1) and




Fig. 10. Si cap deflections (23–25 μm -thick caps) over a period of two months. The data was collected from 30 large caps (1.5 mm \times 1.5 mm) with three different Si/Au sealing ring widths and has been adjusted to compensate for ambient pressure variations. For each type of cap, 10 samples located at different positions of the cavity wafer were randomly chosen and measured.

could be due to the difference in the effective bending stiffness of the caps caused by different sealing ring widths. In order to investigate this, simulations (Comsol Multiphysics) were performed for three evaluated Si/Au sealing ring widths using our cap geometries (1.5 mm \times 1.5 mm large, 25 μm thick) and the material properties of single-crystalline Si and typical Au (Fig. 11a). For simplification, the Au layer on the Si cap was ignored because it was much thinner than the Si cap and Au has much lower Young’s modulus than Si. Deflection data from 15 Si caps (5 caps for each sealing ring width) located close to the center of the wafer (similar cap thickness) were also plotted in Fig. 11a to compare them with the simulation results. As can be seen from Fig. 11a, the simulated cap deflection indeed varies with the Si/Au sealing ring width, and is in good agreement with the measured data. This confirms that the sealing ring width does cause differences (non-linear) in the effective bending stiffness of the caps.

To validate the assumption that the cap deflection is proportional to the differential pressure, we simulated the cap deflection as a function of the differential pressure using our Comsol model (see Fig. 11b). The deflections of the different caps with the three evaluated sealing ring widths all exhibit linear dependency on the differential pressure load, indicating the validity of using equation (2) for evaluating the leak rates. Cap deflection values calculated using equation (1) were also plotted in Fig. 11b. The predicted values are in good agreement with the simulation results for the caps with the wide sealing ring (27 μm), which is reasonable since the edge fixation conditions of the caps with wide sealing rings are closer to the assumed clamped fixation used in equation (1).

The variations in the thickness of the Si caps (23–25 μm) resulting from etch rate difference across the wafer during DRIE of the Si sealing rings, contributed to the difference in the deflections of the caps with the same sealing ring width.




Fig. 11. Simulation of Si cap deflection as a function of the Si/Au sealing ring width and differential pressure load using Comsol. Cap dimensions used in the simulation: 1.5 mm \times 1.5 mm large, 25 μ m thick, and Si/Au sealing ring dimensions: 6 μ m/15 μ m/27 μ m wide, 5 μ m high for Si rings, and 1.10 μ m/1.37 μ m/1.75 μ m high for Au rings (according to Fig. 9). Material properties for single-crystalline Si and typical Au: 170 GPa/ 70 GPa as Young's modulus and 0.28/0.44 as Poisson's ratio, respectively. (a) Simulated Si cap deflection with respect to three different Si sealing ring widths. Data from 15 caps (5 caps for each sealing ring width) located close to the center of the wafer (similar cap thickness) were plotted for comparison. (b) Simulated Si cap deflection (three different sealing ring widths) with respect to differential pressure load.

This was confirmed by calculating the equivalent cap thickness spread by using equation (1) with the measured deflection spread (3.04–3.83 μ m) of the caps with 27 μ m-wide sealing rings from Fig. 10, which is derived to be 22.6–24.4 μ m and thus, is in agreement with the measured cap thickness variations.

There was no significant decay trend of the cap deflections during the evaluation period since both positive and negative changes of the deflections are present in the data in Fig. 10, which reflects the noise level and thus, the detection limit of our measurement. The variations in the measured cap deflections over the entire period were within ± 0.16 μ m, among which the higher variations were from the caps with 6 μ m-wide Si/Au sealing rings. The detection limit of the leak rate can be conservatively calculated, using (2) with the largest deflection change of 0.16 μ m, the calculated cavity volume of 0.185 mm³, the reference ambient pressure of 1013.25 mbar, and the smallest deflection of 4.68 μ m from the data group with 6 μ m-wide Si/Au sealing rings.

TABLE II
RESIDUAL GAS ANALYSIS RESULTS OF THREE CAVITIES
WITH DIFFERENT Si/AU SEALING RING WIDTHS

Gas	6 μ m-wide seal		15 μ m-wide seal		27 μ m-wide seal	
	Pressure [mbar]	Percent [%]	Pressure [mbar]	Percent [%]	Pressure [mbar]	Percent [%]
Ar	4.3×10^{-1}	31.88	7.3×10^{-1}	30.91	2.0	59.28
CO ₂	4.1×10^{-1}	30.40	6.0×10^{-1}	25.40	3.4×10^{-1}	10.08
H ₂	2.0×10^{-1}	14.83	5.7×10^{-1}	24.13	5.5×10^{-1}	16.30
CH ₄	2.0×10^{-1}	14.83	2.5×10^{-1}	10.58	2.6×10^{-1}	7.71
CO	9.4×10^{-2}	6.97	1.9×10^{-1}	8.04	1.9×10^{-1}	5.63
CH _s ^a	1.3×10^{-2}	0.96	2.1×10^{-2}	0.89	3.3×10^{-2}	0.98
He	1.6×10^{-3}	0.12	1.0×10^{-3}	0.04	8.7×10^{-4}	0.03
N ₂	0	0	0	0	0	0
O ₂	0	0	0	0	0	0
H ₂ O	0	0	0	0	0	0
Total	1.3	100	2.4	100	3.4	100

^a CH_s represents the contribution due to ethane and propane.

The derived detection limit of the leak rate is 1.2×10^{-12} mbarL/s, which is better than reported results that have been measured using helium fine leak tests (10^{-10} – 10^{-8} mbarL/s) [41], [46]. The true leak rates of the sealed cavities should be lower than this value of 1.2×10^{-12} mbarL/s.

D. Residual Gas Analysis

To get an accurate estimate of the pressure and gas composition inside the sealed cavities, three cavities with large caps (1.6 mm \times 1.6mm) using different Si/Au sealing ring widths were evaluated (SAES Getters S.p.A, Italy) by residual gas analysis (RGA) 101 days after bonding. During the RGA, the sealed packages were mechanically opened inside an ultra-high vacuum chamber ($< 10^{-8}$ mbar) that was connected to a mass spectrometer. The gases emitted from the cavities were then guided to, and analyzed by the mass spectrometer, yielding information on the species of the gas molecules and corresponding partial pressures. The results are summarized in Table II. The overall sealed pressures were on the order of 1–3 mbar, which is comparable with reported values of 0.8–7 mbar using thin film deposition methods [13], [14], [19]. No traces of N₂ and O₂ were found in any of the tested samples, indicating that the seals were leak-tight. Ar appeared as the dominant gas for all the tested samples, which is most likely due to outgassing from sputtered Au and Al, since the Ar sputtering gas is known to be implanted into the metals during sputter deposition [53]. The other major gas species were CO₂, H₂, CO, and CH₄, which could result from reactions between residual water vapor and sputtered metals and carbon impurities present on the cavity walls in the heating step during bonding [54]. The heating was applied after the venting channels were closed by the applied bonding force, meaning that these gases resulting from outgassing and reactions were trapped in the cavities. The sample with a 6 μ m-wide Si/Au sealing ring exhibited the lowest measured gas pressure of 1.3 mbar, demonstrating the excellent hermeticity achievable using such a small cavity and sealing footprint. The sample with a 27 μ m-wide Si/Au sealing ring showed the highest measured gas pressure of 3.4 mbar, due to

a more significant contribution from Ar, compared to the other two samples. The difference between the three samples could be ascribed to different pumping efficiencies and nonuniform distribution of Ar and other impurities.

The sealed gas pressures were higher than the gas pressure in the wafer bonder chamber during bonding. This is expected and consistent with literature reports, since outgassing from the cavity surfaces can significantly increase the internal pressure due to the high surface to volume ratios of the small cavities. Assuming that the sealed cavity pressure increased from hypothetical absolute vacuum (0 mbar) to 1.3 mbar after 101 days of storage, a leak rate of 2.8×10^{-14} mbarL/s can be calculated. This is a worst-case estimation and the actual leak rate should be much lower than this value. Our achieved vacuum level is suitable for applications such as pressure sensors, accelerometers [19], as well as NEMS relays and MOEMS devices where O_2 -free and H_2O -free atmospheres are desired [55], [56]. An additional outgassing step, use of evaporated or electro-plated metal sealing layers, and a more thorough pumping during bonding should help achieve even higher vacuum levels in the cavities, as indicated by previous work [41]. If very high vacuum levels are required, e.g. for gyroscopes or infrared bolometers, getters that absorb residual gases can be incorporated in the cavities and be activated during or after the vacuum sealing.

E. Shear Strength Testing

Shear strength testing was conducted using a shear tester (2400PC, Dage Ltd, UK) to characterize the mechanical stability of the seals. Data was collected from 6 samples (large Si caps) for each of the nine different types of Si/Au sealing ring widths (Fig. 12). As expected, the seals featuring 3 μm -wide Si/Au sealing rings exhibited relatively low average shear force of 4.9 N. All the other seals demonstrated sufficient average shear forces of 10–12 N, even with Si/Au sealing rings as narrow as 6 μm . No significant dependence of shear strength on the Si/Au sealing ring width was observed, except for the 3 μm -wide sealing rings. This was probably due to uneven bonding pressure distribution over the wafer, as confirmed by the different thicknesses of Au-Al intermediate metal compound layers of different sealing ring widths shown in Fig. 9. The widening of the Au-Al sealing rings after bonding was taken into account when calculating the shear strengths. All the calculated average shear strengths were higher than 60 MPa, which is four times higher than the conservative pass criterion of 12.4 MPa for die shear strength in the military standard [57]. Despite the narrow sealing footprints, the seals with 6 μm and 9 μm -wide Si/Au sealing rings demonstrated high mean shear strengths of 156 MPa and 127 MPa, respectively, which are higher than reported values of 28 MPa using Au-Sn eutectic bonding [31], 72.4 MPa using Cu-Sn transient-liquid-phase diffusion bonding [58], and 90 MPa using Cu-Cu thermo-compression bonding [41].

All the tested large Si caps were completely detached from the cavity substrate at the end of the test, as pictured in Fig. 13a. In some regions of the Si/Au sealing rings, the Au and TiW layers remained bonded to the cavity substrate after




Fig. 12. Shear force and shear strength as a function of the Si/Au sealing ring width. 54 samples with large Si caps ($1.5 \text{ mm} \times 1.5 \text{ mm}$) were used (6 samples for each Si/Au sealing ring width). The calculated shear strengths were compensated for widening of the Au sealing rings due to plastic deformation. Measured mean values and standard deviations are shown in the plot.




Fig. 13. Analysis of a large Si cap ($1.5 \text{ mm} \times 1.5 \text{ mm}$) detached from the cavity substrate after shear testing. (a) Optical microscope image of the detached large Si cap with a close-up view of the 15 μm -wide Si/Au sealing ring. (b) SEM image of the matching site on the cavity substrate, with respect to the close-up image in (a). The cross-sectional profile indicated in (b) was measured using a profilometer (KLA-Tencor P-15).

shear testing (Fig. 13b). This was confirmed by the measured thickness of the remaining metal layers of 1.4 μm (from a 15 μm -wide Si/Au sealing ring), which corresponds well to the thickness of the Au-Al intermediate metal compound layer of 1.37 μm in Fig. 9b. This indicated good bond strengths of the seals.

F. Temperature Stress Testing

To evaluate the thermal stability of the Au-Al seals, 45 sealed large cavities (5 cavities for each of the nine different




Fig. 14. A possible packaging scheme for encapsulating MEMS or NEMS devices by transfer bonding of thin Si caps and with electrical feedthroughs extending into the packages.

Si/Au sealing ring widths) were placed in an oven. The temperature was ramped up to 300 °C in nitrogen atmosphere and kept constant for 1 hour, followed by cooling down to room temperature. The temperature ramping rates for both heating and cooling were set to ~ 5 °C/min. No gross leakage was observed for any of the tested samples. The tested temperature of 300 °C is higher than the typically required temperature for reflow of solders and curing of underfill materials in flip chip bonding [48], indicating that the seals are potentially compatible with flip chip bonding processes.

Furthermore, we performed thermal cycling experiments on 45 different sealed large cavities (5 cavities for each of the nine different Si/Au sealing ring widths). The temperature cycling was set between -5 °C to 100 °C for 700 cycles with a cycle rate of 1.5 cycles/h and a soak time of 5 minutes at the end-point temperatures, all in accordance with JEDEC standards A104E and 47I [59], [60]. The sealed cavities were evaluated by measuring the deflections (as described in section III.C) of the thin caps before and after the thermal cycling. For all the tested samples, the measured deflection changes (± 0.17 μm) before and after thermal cycling were close to the noise level of the measurement. Hence, no significant leakage was detected, and all the samples passed the test.

IV. OUTLOOK

In this work, we use Au-Al thermo-compression bonding to realize vacuum packaging. This is beneficial since Al is a standard metallization, interconnect and bond-pad material in CMOS and MEMS devices, and thus the Al sealing rings could simply be patterned together with one of these layers using the same mask. A possible scheme to realize this is illustrated in Fig. 14, where typically an SOI wafer is used as the MEMS/NEMS device wafer. Firstly, during the fabrication of the MEMS/NEMS structures in the highly doped Si device layer of the SOI wafer, contact pads are opened through a passivation layer, followed by deposition and patterning of an Al layer for both electrically contacting the MEMS/NEMS devices via the Si feedthroughs, and forming the surrounding Al sealing rings in the same step. After the MEMS/NEMS device wafer is prepared, the SOI cap wafer is bonded to the device wafer using the method described in this paper.

On the other hand, if lower bonding force and temperature are required, Au sealing rings can also be used instead of the Al sealing rings on the device wafer, to achieve Au-Au bonding and sealing. Au-Au bonding has been reported to achieve vacuum sealing even at room temperature [4], and Au-Au bonds are potentially more reliable than Au-Al bonds, since no brittle Au-Al intermediate metal compounds are formed, although the present work already demonstrates good hermeticity and bond strength. In addition, the presented method of wafer-level transfer bonding of thin Si caps for hermetic sealing could also be achieved using other metal-based bonding methods, e.g. transient liquid phase bonding.

The added cost of the SOI wafer used in this work can be reduced by replacing the SOI wafer with a standard Si wafer containing thermally grown SiO₂ and a layer of deposited low-stress poly-crystalline Si, which would resemble the configuration of a SOI wafer. In addition, the proposed approach could be applied to 200 mm-diameter wafers that are commonly used in industry. This would require a bonding force of approximately 64–100 kN, which is within the specifications of typical industrial wafer bonders.

The good hermeticity of 6 μm -thick small Si caps after cap thinning suggests that such thin caps could be evaluated for sealing cavities of larger dimensions, with the help of supporting walls or pillars underneath the thin caps. Additionally, testing the proposed method on actual MEMS/NEMS devices to assess the quality of the thin packages, and investigations of the influence of bonding temperature, bonding force, and thickness of the Au and Al sealing rings on the resulting hermeticity and bond strength can be the focus of future work.

V. CONCLUSIONS

A novel wafer-level vacuum packaging method based on transfer bonding of thin Si caps has been proposed and evaluated. 25 μm -thick Si caps were transferred from an SOI wafer to a cavity wafer. Hermetic sealing of the cavities was achieved by Au-Al thermo-compression bonding at a low temperature of 250 °C. Sealing yields of 98% and 100% after wafer dicing were accomplished using sealing rings as narrow as 6 μm and 9 μm , respectively. The chip-scale packages with 9 μm -wide sealing rings demonstrated a high mean shear strength of 127 MPa. Sealed vacuum levels in these getter-free packages were measured by residual gas analysis to be as low as 1.3 mbar, and the leak rate is calculated to be smaller than 2.8×10^{-14} mbarL/s. The thickness of the Si caps was also reduced to 6 μm after transfer and still maintained excellent hermeticity. Furthermore, the seals can tolerate exposures to high temperature of at least 300 °C, which makes them compatible with flip chip bonding processes. The demonstrated ultra-thin packages in combination with small footprint can be useful for vacuum and hermetic packaging of MEMS and NEMS, and for high-density system-on-chip integration of capped MEMS and NEMS with ICs by flip chip bonding, since the ultra-thin packages can potentially be placed in between the solder bumps in flip chip interfaces, thereby avoiding the need of through-cap-vias in conventional MEMS packages.

REFERENCES

- [1] R. Gooch, T. Schimert, W. McCardel, B. Ritchey, D. Gilmour, and W. Koziarz, "Wafer-level vacuum packaging for MEMS," *J. Vac. Sci. Technol. A, Vac. Surf. Films*, vol. 17, no. 4, pp. 2295–2299, 1999.
- [2] M. Esashi, "Wafer level packaging of MEMS," *J. Micromech. Microeng.*, vol. 18, no. 7, May 2008, Art. no. 073001.
- [3] M. Antelius, "Wafer-scale vacuum and liquid packaging concepts for an optical thin-film gas sensor," Ph.D. dissertation, Dept. Micro. Nanosyst., KTH Roy. Inst. Technol., Stockholm, Sweden, 2013.
- [4] A. Decharat, J. Yu, M. Boers, G. Stemme, and F. Niklaus, "Room-temperature sealing of microcavities by cold metal welding," *J. Microelectromech. Syst.*, vol. 18, no. 6, pp. 1318–1325, Dec. 2009.
- [5] J. Froemel, M. Baum, M. Wiemer, and T. Gessner, "Low-temperature wafer bonding using solid-liquid inter-diffusion mechanism," *J. Microelectromech. Syst.*, vol. 24, no. 6, pp. 1973–1980, Dec. 2015.
- [6] A. C. Fischer *et al.*, "Integrating MEMS and ICs," *Microsyst. Nanoeng.*, vol. 1, p. 15005, May 2015.
- [7] H. Guckel and D. W. Burns, "Planar processed polysilicon sealed cavities for pressure transducer arrays," in *IEDM Tech. Dig.*, Dec. 1984, pp. 223–225.
- [8] K. Najafi, "Micropackaging technologies for integrated microsystems: Applications to MEMS and MOEMS," *Proc. SPIE*, vol. 4979, pp. 1–19, Jan. 2003.
- [9] W. C. Welch, III, J. Chae, and K. Najafi, "Transfer of metal MEMS packages using a wafer-level solder transfer technique," *IEEE Trans. Adv. Packag.*, vol. 28, no. 4, pp. 643–649, Nov. 2005.
- [10] R. Soref, "Mid-infrared photonics in silicon and germanium," *Nature Photon.*, vol. 4, pp. 495–497, Aug. 2010.
- [11] F. Forsberg *et al.*, "CMOS-integrated Si/SiGe quantum-well infrared microbolometer focal plane arrays manufactured with very large-scale heterogeneous 3-D integration," *IEEE J. Sel. Topics Quantum Electron.*, vol. 21, no. 4, Jul./Aug. 2015, Art. no. 2700111.
- [12] R. Legtenberg and H. A. C. Tilmans, "Electrostatically driven vacuum-encapsulated polysilicon resonators part I. design and fabrication," *Sens. Actuators A, Phys.*, vol. 45, no. 1, pp. 57–66, Oct. 1994.
- [13] K. S. Leboutz, A. Mazaheri, R. T. Howe, and A. P. Pisano, "Vacuum encapsulation of resonant devices using permeable polysilicon," in *Proc. IEEE 12th Int. Conf. Micro Electro Mech. Syst. (MEMS)*, Jan. 1999, pp. 470–475.
- [14] T. Tsuchiya, Y. Kageyama, H. Funabashi, and J. Sakata, "Polysilicon vibrating gyroscope vacuum-encapsulated in an on-chip micro chamber," *Sens. Actuators A, Phys.*, vol. 90, no. 1, pp. 49–55, May 2001.
- [15] A. Partridge, A. E. Rice, T. W. Kenny, and M. Lutz, "New thin film epitaxial polysilicon encapsulation for piezoresistive accelerometers," in *Proc. IEEE 14th Int. Conf. Micro Electro Mech. Syst. (MEMS)*, Jan. 2001, pp. 54–59.
- [16] A. Höchst *et al.*, "Stable thin film encapsulation of acceleration sensors using polycrystalline silicon as sacrificial and encapsulation layer," *Sens. Actuators A, Phys.*, vol. 114, nos. 2–3, pp. 355–361, Sep. 2004.
- [17] D. Reuter, A. Bertz, T. Werner, M. Nowack, and T. Gessner, "Thin film encapsulation of microstructures using sacrificial CF-polymer," in *Proc. 14th Int. Solid-State Sens. Actuators Microsyst. Conf. (TRANSDUCERS)*, Jun. 2007, pp. 343–346.
- [18] K. D. Leedy, R. E. Strawser, R. Cortez, and J. L. Ebel, "Thin-film encapsulated RF MEMS switches," *J. Microelectromech. Syst.*, vol. 16, no. 2, pp. 304–309, Apr. 2007.
- [19] F. Santagata, J. F. Creemer, E. Iervolino, and P. M. Sarro, "Tube-shaped Pirani gauge for *in situ* hermeticity monitoring of SiN thin-film encapsulation," *J. Micromech. Microeng.*, vol. 22, no. 10, Sep. 2012, Art. no. 105025.
- [20] *SiTime MEMS First and EpiSeal Processes*, SiTime Corporation, Santa Clara, CA, USA, AN20001-MEMS-First-and-EpiSeal-Processes.pdf, Version 1.8., Mar. 2018.
- [21] S. Brault *et al.*, "MEMS packaging process by film transfer using an anti-adhesive layer," *Microsyst. Technol.*, vol. 16, no. 7, pp. 1277–1284, Jul. 2010.
- [22] M. B. Cohn, "Wafer-to-wafer transfer of microstructures for vacuum packaging," in *Proc. Solid-State Sens. Actuators Workshop*, Jun. 1996, pp. 32–35.
- [23] N. Sato *et al.*, "A sealing technique for stacking MEMS on LSI using spin-coating film transfer and hot pressing," *Jpn. J. Appl. Phys.*, vol. 42, no. 4B, pp. 2462–2467, Apr. 2003.
- [24] J. W. Kwon, H. Yu, and E. S. Kim, "Film transfer and bonding techniques for covering single-chip ejector array with microchannels and reservoirs," *J. Microelectromech. Syst.*, vol. 14, no. 6, pp. 1399–1408, Dec. 2005.
- [25] S. Seok, N. Rolland, and P.-A. Rolland, "Packaging methodology for RF devices using a BCB membrane transfer technique," *J. Micromech. Microeng.*, vol. 16, no. 11, pp. 2384–2388, Sep. 2006.
- [26] Y. K. Kim, S. H. Yi, S. W. Kim, and B. K. Ju, "A novel low-temperature microcap packaging using SU-8 bonding," in *Proc. 14th Int. Solid-State Sens. Actuators Microsyst. Conf. (TRANSDUCERS)*, Jun. 2007, pp. 2107–2110.
- [27] J. G. Kim, S. Seok, N. Rolland, and P. A. Rolland, "A novel wafer level bonding/debonding technique using an anti-adhesion layer for polymer-based zero-level packaging of RF device," in *Proc. 60th Electron. Compon. Technol. Conf. (ECTC)*, Jun. 2010, pp. 323–328.
- [28] A. Jourdain, X. Rottenberg, G. Carchon, and H. A. C. Tilmans, "Optimization of 0-level packaging for RF-MEMS devices," in *Proc. 12th Int. Conf. Solid-State Sens. Actuators Microsyst. (TRANSDUCERS)*, vol. 2, Jun. 2003, pp. 1915–1918.
- [29] S. Seok, "Fabrication and modeling of nitride thin-film encapsulation based on anti-adhesion-assisted transfer technique and nitride/BCB bilayer wrinkling," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 6, no. 9, pp. 1301–1307, Sep. 2016.
- [30] C. T. Pan, "Selective low temperature microcap packaging technique through flip chip and wafer level alignment," *J. Micromech. Microeng.*, vol. 14, no. 4, pp. 522–529, Jan. 2004.
- [31] W. C. Welch, "Vacuum and hermetic packaging of MEMS using solder," Ph.D. dissertation, Dept. Elect. Eng., Univ. Michigan, Arbor, MI, USA, 2008.
- [32] F. Niklaus, G. Stemme, J.-Q. Lu, and R. J. Gutmann, "Adhesive wafer bonding," *J. Appl. Phys.*, vol. 99, no. 3, Feb. 2006, Art. no. 031101.
- [33] A. Jourdain, P. De Moor, K. Baert, I. De Wolf, and H. A. C. Tilmans, "Mechanical and electrical characterization of BCB as a bond and seal material for cavities housing (RF-)MEMS devices," *J. Micromech. Microeng.*, vol. 15, no. 7, pp. S89–S96, Jun. 2005.
- [34] S. J. Bleiker, M. M. V. Taklo, N. Lietaer, A. Vogl, T. Bakke, and F. Niklaus, "Cost-efficient wafer-level capping for MEMS and imaging sensors by adhesive wafer bonding," *Micromachines*, vol. 7, no. 10, p. 192, Oct. 2016.
- [35] S. Farrens, "Metal based wafer level packaging," in *Proc. 5th Int. Wafer-Level Packag. Conf. (IWLPC)*, Oct. 2008, pp. 8–14.
- [36] K. Hikichi *et al.*, "Wafer-level selective transfer method for FBAR-LSI integration," in *Proc. IEEE Int. Freq. Control Symp. (FCS)*, May 2014, pp. 1–4.
- [37] R. C. Ruby *et al.*, "High-Q FBAR filters in a wafer-level chip-scale package," in *Proc. IEEE Int. Solid-State Circuits Conf.*, vol. 1, Feb. 2002, pp. 184–458.
- [38] D. Feld, P. Bradley, A. Barfknecht, and R. Ruby, "A wafer level encapsulated FBAR chip molded into a 2.0 mm × 1.6 mm plastic package for use as a PCS full band Tx filter," in *Proc. IEEE Symp. Ultrason.*, vol. 2, Oct. 2003, pp. 1798–1801.
- [39] L. Shiv *et al.*, "Ultra thin hermetic wafer level, chip scale package," in *Proc. 56th Electron. Compon. Technol. Conf. (ECTC)*, May/Jun. 2006, p. 7.
- [40] C. Ferrandon *et al.*, "Hermetic wafer-level packaging development for RF MEMS switch," in *Proc. IEEE 3rd Electron. Syst. Integr. Technol. Conf. (ESTC)*, Sep. 2010, pp. 1–6.
- [41] X. Wang, S. J. Bleiker, M. Antelius, G. Stemme, and F. Niklaus, "Wafer-level vacuum packaging enabled by plastic deformation and low-temperature welding of copper sealing rings with a small footprint," *J. Microelectromech. Syst.*, vol. 26, no. 2, pp. 357–365, Apr. 2017.
- [42] C. H. Yun, J. R. Martin, E. B. Tarvin, and J. T. Winbigler, "Al to Al wafer bonding for MEMS encapsulation and 3-D interconnect," in *Proc. IEEE 21st Int. Conf. Micro Electro Mech. Syst. (MEMS)*, Jan. 2008, pp. 810–813.
- [43] N. Malik, K. Schjølberg-Henriksen, E. Poppe, M. M. V. Taklo, and T. G. Finstad, "Al-Al thermocompression bonding for wafer-level MEMS sealing," *Sens. Actuators A, Phys.*, vol. 211, pp. 115–120, May 2014.
- [44] M. Schneider-Ramelow and C. Ehrhardt, "The reliability of wire bonding using Ag and Al," *Microelectron. Rel.*, vol. 63, pp. 336–341, Aug. 2016.
- [45] S. L. Chua, A. Razaq, K. H. Wee, K. H. Li, H. Yu, and C. S. Tan, "TSV-less 3D stacking of MEMS and CMOS via low temperature Al-Au direct bonding with simultaneous formation of hermetic seal," in *Proc. IEEE 64th Electron. Compon. Technol. Conf. (ECTC)*, May 2014, pp. 324–331.
- [46] A. Goswami and B. Han, "On ultra-fine leak detection of hermetic wafer level packages," *IEEE Trans. Adv. Packag.*, vol. 31, no. 1, pp. 14–21, Feb. 2008.

- [47] H. Y. Hwang *et al.*, “Brien, “Flip chip packaging of digital silicon photonics MEMS switch for cloud computing and data centre,” *IEEE Photon. J.*, vol. 9, no. 3, Jun. 2017, Art. no. 2900210.
- [48] H.-M. Tong, Y.-S. Lai, and C. P. Wong, *Advanced Flip Chip Packaging*, 1st ed. New York, NY, USA: Springer, 2013.
- [49] H. Xu *et al.*, “Intermetallic phase transformations in Au–Al wire bonds,” *Intermetallics*, vol. 19, no. 12, pp. 1808–1816, Dec. 2011.
- [50] H. Yang, K. Cao, X. Zhao, W. Liu, J. Lu, and Y. Lu, “Brittle-to-ductile transition of Au₂Al and AuAl₂ intermetallic compounds in wire bonding,” *J. Mater. Sci., Mater. Electron.*, vol. 30, no. 1, pp. 862–866, Nov. 2018.
- [51] W.-H. Chen, H.-C. Cheng, and C.-F. Yu, “The mechanical, thermodynamic, and electronic properties of cubic Au₄Al crystal via first-principles calculations,” *J. Alloys Compounds*, vol. 689, pp. 857–864, Dec. 2016.
- [52] M. Di Giovanni, *Flat and Corrugated Diaphragm Design Handbook*, 1st ed. New York, NY, USA: Marcel Dekker, 1982.
- [53] H. F. Winters and E. Kay, “Gas incorporation into sputtered films,” *J. Appl. Phys.*, vol. 38, no. 10, pp. 3928–3934, Sep. 1967.
- [54] A. Klopfer, S. Garbe, and W. Schmidt, “Residual gases in vacuum systems,” *Vacuum*, vol. 10, nos. 1–2, pp. 7–12, Feb. 1960.
- [55] T. Qin, S. J. Bleiker, S. Rana, F. Niklaus, and D. Pamunuwa, “Performance analysis of nanoelectromechanical relay-based field-programmable gate arrays,” *IEEE Access*, vol. 6, pp. 15997–16009, 2018.
- [56] C. Errando-Herranz, F. Niklaus, G. Stemme, and K. B. Gylfason, “Low-power microelectromechanically tunable silicon photonic ring resonator add-drop filter,” *Opt. Lett.*, vol. 40, no. 15, pp. 3556–3559, Aug. 2015.
- [57] *Test Method Standard Microcircuits*, Standard MIL-STD-883, May 2018.
- [58] T. Akashi, H. Funabashi, H. Takagi, Y. Omura, and Y. Hata, “Wafer-level hermetic vacuum packaging by bonding with a copper–tin thin film sealing ring,” *J. Micromech. Microeng.*, vol. 28, no. 4, Feb. 2018, Art. no. 044002.
- [59] *Thermal Cycling*, Standard JESD22-A104E, JEDEC Solid State Technology Association, Arlington, VA, USA, Oct. 2014.
- [60] *Stress-Test-Driven Qualification of Integrated Circuits*, Standard JESD471, JEDEC Solid State Technology Association, Arlington, VA, USA, Jul. 2012.



Xiaojing Wang received the bachelor’s degree in mechanical engineering from the National University of Defense Technology, Changsha, China, in 2013. After finishing his course studies on master’s level, he has been conducting his Ph.D. research at the Department of Micro and Nanosystems, School of Electrical Engineering, KTH Royal Institute of Technology, Stockholm, Sweden, since 2014. He is currently working on wafer-level integration, hermetic/vacuum packaging technologies, and microsystems for medical applications.



Simon J. Bleiker received the M.Sc. degree in electrical engineering from the Swiss Federal Institute of Technology (ETH), Zürich, Switzerland, in 2012, and the Ph.D. degree from the Royal Institute of Technology (KTH), Stockholm, Sweden, in 2017. After his Ph.D. degree, he joined industry. His expertise lies in 3-D-integration and packaging of MEMS and NEMS technology. He has published major contributions in the fields of nano-electromechanical switches, low-temperature wafer bonding, self-assembly, and through-silicon vias (TSVs).



Pierre Edinger received the joint M.Sc. degree in micro- and nanosystems for integrated systems from INPG Phelma, France, the Politecnico di Torino, Italy, and EPFL, Switzerland, in 2017. He is currently pursuing the Ph.D. degree with the Department of Micro and Nanosystems, KTH Royal Institute of Technology, Stockholm, Sweden. His current research is focused on silicon photonics and MEMS.



Carlos Errando-Herranz received the M.Sc. degree from the Universitat Politècnica de València (UPV), Valencia, Spain, in 2013, and the Ph.D. degree in micro- and nanosystems from the KTH Royal Institute of Technology, Stockholm, Sweden, in 2018. His current research interests are integrated photonics, quantum photonics, and MEMS.



RF-MEMS switches and 3-D integration of MEMS on ICs for infrared imagers.

Niclas Roxhed (M’09) received the M.Sc. degree in electrical engineering and the Ph.D. degree in microsystem technology from the KTH Royal Institute of Technology, Stockholm, Sweden, in 2003 and 2007, respectively. He is currently an Associate Professor and a Team Leader of medical MEMS. He has authored or coauthored more than 70 scientific papers and eight patent applications. His main research fields include sensors for medical diagnostics and medical-aid microsystems. He is also involved in high-precision etching using DRIE for



the Head of the Department of Micro and Nanosystems, School of Electrical Engineering. He has published more than 300 research journal and conference papers and 34 patents. His research on micro and nanotechnology and systems spans over a broad range of techniques and application fields, such as medical technology, microfluidics, optical applications, wafer-level packaging, and device integration. He is a member of the Royal Swedish Academy of Sciences (KVA).

Göran Stemme (F’06) received the M.Sc. degree in electrical engineering and the Ph.D. degree in solid-state electronics from the Chalmers University of Technology, Gothenburg, Sweden, in 1981 and 1987, respectively. In 1981, he joined the Department of Solid State Electronics, Chalmers University of Technology, where he became an Associate Professor (docent) heading the Silicon Sensor Research Group in 1990. Since 1991, he has been a Professor with the KTH Royal Institute of Technology, Stockholm, Sweden, where he is currently



the Steinmaur Foundation Nanotechnology Graduate Study Scholarship.

Kristinn B. Gylfason (M’99) received the B.Sc. and M.Sc. degrees in electrical engineering from the University of Iceland in 2001 and 2003, respectively, and the Ph.D. degree in electrical engineering from KTH in 2010. He also received the title of Docent in micro- and nanosystems from KTH in 2015. From 2003 to 2005, he was a Research Engineer with Lyfjathroun Biopharmaceuticals, Iceland. He is currently an Associate Professor, leading the team with a focus on photonic nanodevices for biomedical and communications applications. In 2005, he received



Frank Niklaus (SM’12) received the M.Sc. degree in mechanical engineering from the Technical University of Munich, Munich, Germany, in 1998, and the Ph.D. degree in MEMS from the KTH Royal Institute of Technology, Stockholm, Sweden, in 2002. Since 2013, he has been a Professor with the Department of Micro and Nanosystems, KTH, where he is currently heading the Micro and Nanosystems Integration Group. His current research interests include innovative manufacturing, integration, and packaging technologies for MEMS and NEMS.