JMEMS Letters

A New Microfabrication Method for Ion-Trap Chips That Reduces Exposure of Dielectric Surfaces to Trapped Ions

Seokjun Hong¹⁰, Yeongdae Kwon¹⁰, Changhyun Jung, Minjae Lee, Taehyun Kim¹⁰, and Dong-il Dan Cho, *Member, IEEE*

Abstract-Accumulated electrostatic charges on the dielectric surfaces of ion traps are known to induce stray fields, leading to ion micromotions. In typical microfabricated ion-trap chips, metal electrodes are electrically isolated using thick dielectric pillars, which can accumulate stray charges on their sidewalls. This letter presents a new microfabrication method for ion-trap chips that reduces the exposure of dielectric surfaces to trapped ions. The dielectric pillars are fabricated with large T-shaped overhangs, and the sidewalls and top surfaces are coated with AlCu (1%) films. The bottom sides of the overhang parts provide electrical isolation. To prevent oxidation of the AlCu (1%) films, the electrode surfaces are coated with an additional Au film. The fabricated chips were implemented to trap ¹⁷⁴Yb⁺ ions, and the laser-induced stray fields were measured. The results indicated that the trap chip fabricated by the newly developed method generates significantly smaller stray fields as compared with [2017-0233] previous chips.

Index Terms-Ion-trap chip, microfabrication, sacrificial process.

I. INTRODUCTION

ICROFABRICATION is an important technology for constructing scalable qubit platforms based on trapped ions [1]-[3]. Advanced microfabrication techniques enable the integration of multiple ion-trap arrays and various functional components on a miniaturized ion-trap chip [4]-[7]. However, the ions are confined closer to the electrode structures in microfabricated ion-trap chips than in macroscopic ion traps; therefore, they are more affected by electric-field noises from various parts of the trap. Suppressing the electric-field noises poses a major challenge in microfabricated ion traps. Among these noises are laser-induced stray charges on the dielectric surfaces near the trapped ions. Stray charges can be generated by photoelectric effects when ultraviolet (UV) lasers are illuminated on the dielectric surfaces [8], [9]. Thus, the exposure of dielectric surfaces to trapped ions or propagating laser beams should be minimized. This letter develops a new microfabrication method for ion-trap chips that reduces the exposure of the dielectric surfaces to trapped ions. The fabrication processes for sputtering AlCu(1%) films on sloped sidewalls of thick dielectric pillars and patterning the AlCu(1%) films were

Manuscript received September 22, 2017; revised October 21, 2017; accepted November 5, 2017. Date of publication November 21, 2017; date of current version February 1, 2018. This work was supported in part by the Ministry of Science, Information and Communication Technologies (ICT), and Future Planning, South Korea, through the Information Technology Research Center support program under Grant IITP-2017-2015-0-00385, and in part by the ICT Research and Development Program (development of quantum repeater technology for the application to communication systems) supervised by the Institute for Information and Communications Technology Promotion under Grant 10043464. Subject Editor G. Stemme (*Corresponding author: Dong-il Dan Cho.*)

S. Hong, C. Jung, M. Lee, and D. D. Cho are with the Inter-University Semiconductor Research Center/Automation and Systems Research Institute, Department of Electrical and Computer Engineering, Seoul National University, Seoul 08826, South Korea (e-mail: dicho@snu.ac.kr).

Y. Kwon and T. Kim are with Quantum Technology Lab., SK Telecom, Seongnam 13595, South Korea.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JMEMS.2017.2772310

Trapped ion (a) (c) Gaps between ectrodes are 8 µm electro Outer DC 70 µn 160 Ground iner Loading plan DC slot (b) **M**3 -13 -12 8 u.m M1 20 µm 28 um **11** M2Center of Si SiO₂ the slot

Fig. 1. Schematics of the proposed surface ion-trap chip. (a) Overview of the chip structure (not to scale). The gray arrows on the chip indicate the direction of electric field direction when a positive voltage is applied. Figure not to scale. (b) Magnified view and the dimensions of the electrode structure, showing its dimensions. (c) Layout design of the proposed chip.

developed. For releasing the large overhangs of the dielectric pillars, a sacrificial process using a polymeric material as a sacrificial layer was developed. The fabricated chip was implemented to trap ytterbium ions (isotope 174; 174 Yb⁺). The laser-induced stray fields were investigated by illuminating a UV laser to the chip surface and measuring the ion displacement along the axial direction. The experimental results show that the proposed electrode structures suppress the generation of stray fields, thereby reducing the ion micromotions.

II. DESIGN

proposed electrode structure is schematized in The Fig. 1(a) and (b). The first metal (M1) layer is laid above the first insulating (I1) layer, providing inner direct-current (DC) electrodes and a ground plane. To reduce the laser scattering immediately beneath the trapped ions, the inner DC electrodes are laid on the M1 layer instead of the top metal (M3) layer. The dielectric pillars consist of two insulating layers, I2 and I3, whose sidewalls are covered by the second metal (M2) layer and the M3 layer, respectively. The lateral dimensions of the two dielectric layers differ by a sizable amount, realizing large overhangs that electrically isolate the M2 and M3 layers. The M3 layer provides the radio-frequency (RF) and outer DC electrodes. The distances between the adjacent metal layers that prevent electrical breakdown were determined in our previous experiments [10], and the lateral dimensions of the electrodes were designed in [11] (Fig. 1(c)).

III. FABRICATION METHOD

This section describes the fabrication process. First, a 1 μ m-thick SiO₂ (I1) layer was deposited by a plasma-enhanced chemical vapor

1057-7157 © 2017 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.



Fig. 2. Schematics of the fabrication process flow (not to scale). (a) Deposition of SiO₂ layer. (b) Deposition and patterning of AlCu(1%) layer. (c) Deposition and patterning of SiO₂ layer. (d) Deposition and patterning of AlCu(1%) layer. (e) Patterning of SiO₂ layer. (f) Deposition of polyimide layer and CMP. (g) Deposition and patterning of SiO₂ layer. (h) Patterning of SiO₂ layer. (i) Deposition and patterning of AlCu(1%) layer. (j) DRIE. (k) Removal of polyimide. (l) DRIE and deposition of Au layer.

deposition (PECVD) process (Fig. 2(a)). A $0.8-\mu m$ thick AlCu(1%) (M1) layer is sputtered and dry-etched to define the gaps between the ground plane and the inner DC rails (Fig. 2(b)). Next, a 10 μ m-thick SiO₂ (I2) layer was deposited on both sides of the wafer by PECVD, and the film on the front side was dry-etched to provide the lower part of the thick oxide pillars (Fig. 2(c)). The profile of these oxide pillars is approximately 75° to allow the deposition of a metal layer on the sidewalls of the pillars. The M2 layer was also deposited on the top surfaces of the pillars. The inner DC rails and the loading slot were defined by dry- and wet-etching of the M2 layer (Fig. 2(d)). The wet-etching was required for clean etching of the metal residue on the pillar sidewalls. The I1 layer between the inner DC electrodes was dry-etched to reveal the silicon substrate (Fig. 2(e)). A polyimide (PI-540, ACT corp., Republic of Korea) layer was spin-coated and cured at 300° C for 2 hours. The fabricated structures were planarized by a chemical mechanical polishing (CMP) process (Fig. 2(f)). After the CMP process, the oxide pillars were approximately 8 μ m



Fig. 3. Results of the developed fabrication method. (a) Top view of the entire chip. (b) Tilted view of the segmented DC electrodes (the dielectric surfaces are concealed). (c) Cross-sectional view of the trapping region. (d) Magnified view of the cross-sectional image. Image is colored for clarity. (e) Top view of the bonding pads for the inner DC electrodes laid on the M1 layer. (f) Cross-sectional view of the Au layer deposited on the AlCu(1%) layer. (g) Mosaic optical image of the entire chip.

thick, and their separation gaps were filled with polyimide material. A 4 μ m-thick SiO₂ (I3) layer was then deposited on both sides of the wafer. The SiO₂ layer on the back side was dry-etched, defining a hard mask for a deep reactive ion etching (DRIE) process (Fig. 2(g)). The I3 layer was also dry-etched, providing the upper part of the oxide pillars (Fig. 2(h)). To form the RF and outer DC electrodes, a 1.5 μ m-thick AlCu(1%) (M3) layer was sputtered and dry-etched on the I3 layer (Fig. 2(i)). The back of the silicon wafer was etched to a depth of 470 μ m by the DRIE process (Fig. 2(j)). After the DRIE process, the wafer was diced into several pieces. At the beginning of the die-level process, the polyimide sacrificial layer was removed by a photoresist remover (PRS-2000, J. T. Baker, United States) and an O_2 plasma ashing process (Fig. 2(k)), releasing the overhung oxide pillars. The loading slot was then penetrated from the front of the wafer by DRIE. Finally, a 10 nm-thick Ti layer and a 100 nm- thick Au layer were sequentially deposited on the chip surface by sputtering processes with a shadow mask (Fig. 2(1)).

IV. RESULTS

The fabrication results are shown in Fig. 3. Large overhangs were fabricated on the dielectric pillars, and the pillar sidewalls



Fig. 4. Ion trapping experiment. (a) Fabricated trap chip mounted on the chip carrier and installed inside the UHV chamber. (b) Electron multiplying charge-coupled devices (EMCCD) image of a 174 Yb⁺ ion trapped using in the fabricated trap chip.



Fig. 5. Laser-induced stray fields measured in the experiments. The color of each pixel represents the intensity of the induced stray field when a UV laser is injected at that point. Blue and yellow arrows indicate the direction of the stray fields. The red dot marks the position of the trapped ion. (a) When the laser beam injects near the electrode edges, the stray fields are noticeably increased in the structure with exposed dielectric sidewalls (b) but are markedly suppressed in the proposed trap chip.

were covered by separate AlCu(1%) films (Fig. 3(a)–(e)). The shadow mask prevented undesirable electrical shorts by the Au layer deposited on the top electrodes and the inner DC rails (Fig. 3(f), (g)). Following the procedures in [10], the fabricated chip was mounted on a ceramic chip carrier (CPG10039, NTK Ceramic, Japan), and installed inside an ultra-high vacuum (UHV) chamber, as shown in Fig. 4(a). A 174 Yb⁺ ion was trapped by an RF voltage of 90 V (peak-to-peak) at 23.75 MHz (Fig. 4(b)). The radial secular frequencies were 1.51 and 1.23 MHz, and the corresponding stability *q*-parameter was 0.18.

To evaluate the effectiveness of the proposed electrode structure, the laser-induced stray fields were measured at the 174 Yb⁺ ion position. Electrostatic charges were induced by a 355-nm pulse laser (Paladin, Coherent, United States) guided to the chip surface through the front view port of the UHV chamber. The laser beam was injected perpendicularly to the chip surface. The exposure time, estimated beam power at the chip surface, and laser spot size were 0.5 s, 40 μ W, and ~8 μ m, respectively. After injecting the laser, the ion displacements along the axial direction were measured from images

captured by electron multiplying charge-coupled devices (EMCCDs). The measurement unit was an EMCCD pixel. To calculate the stray fields from these results, we measured the ion displacements induced by a sample DC voltage set, and the stray field induced by the same voltage set is calculated through electric field simulations. Using the ratio of the measured ion displacement and the estimated electric field generated by the sample voltage set, we transformed the measured data in the camera-pixel units into electric-field data (in V/m) at the ion position. The experimental results are presented in Fig. 5. In the trap chip with AlCu(1%) electrodes and exposed dielectric sidewalls [8], laser injection near the electrode edges induced relatively intense stray fields (Fig. 5(a)). On the other hand, when the laser was focused on the surface or edges of the electrode in the proposed chip, minimal stray fields were induced (Fig. 5(b)). These results indicate that shielding the sidewall with AlCu(1%) and coating the top electrodes with Au films suppresses the generation of stray fields induced by accumulated electrostatic charges.

V. CONCLUSION

This letter described a new microfabrication method for ion-trap chips that reduces the exposure of the dielectric surfaces to trapped ions. Trap chips were fabricated by the developed method and implemented to trap 174 Yb⁺ ions. To investigate the effectiveness of the proposed structure, stray fields were induced by illuminating a UV laser light on the surfaces of trap chips with and without the application of the proposed shielding method. The proposed electrode structures significantly reduced the stray fields induced by built-up charges on dielectric surfaces.

REFERENCES

- D. Kielpinski, C. Monroe, and D. J. Wineland, "Architecture for a large-scale ion-trap quantum computer," *Nature*, vol. 417, no. 6890, pp. 709–711, Jun. 2002.
- [2] C. Monroe and J. Kim, "Scaling the ion trap quantum processor," *Science*, vol. 339, no. 6124, pp. 1164–1169, Mar. 2013.
- [3] B. Lekitsch et al., "Blueprint for a microwave trapped ion quantum computer," Sci. Adv., vol. 3, no. 2, p. e1601540, Feb. 2017.
- [4] D. Stick, W. K. Hensinger, S. Olmschenk, M. J. Madsen, K. Schwab, and C. Monroe, "Ion trap in a semiconductor chip," *Nature Phys.*, vol. 2, no. 171, pp. 36–39, Jan. 2006.
- [5] S. Seidelin *et al.*, "Microfabricated surface-electrode ion trap for scalable quantum information processing," *Phys. Rev. Lett.*, vol. 96, no. 25, p. 253003, Jun. 2006.
- [6] K. K. Mehta, C. D. Bruzewicz, R. McConnell, R. J. Ram, J. M. Sage, and J. Chiaverini, "Integrated optical addressing of an ion qubit," *Nature Nanotechnol.*, vol. 11, no. 12, pp. 1066–1070, Aug. 2016.
- [7] D. Stick et al. (Nov. 2010). "Demonstration of a microfabricated surface electrode ion trap." [Online]. Available: https://arxiv.org/abs/1008.0990
- [8] M. Harlander, M. Brownnutt, W. Hänsel, and R. Blatt, "Trapped-ion probing of light-induced charging effects on dielectrics," *New J. Phys.*, vol. 12, no. 9, p. 093035, Sep. 2010.
- [9] S. X. Wang, G. H. Low, N. S. Lachenmyer, Y. Ge, P. F. Herskind, and I. L. Chuang, "Laser-induced charging of microfabricated ion traps," *J. Appl. Phys.*, vol. 110, no. 10, p. 104901, Oct. 2011.
- [10] S. Hong, M. Lee, Y. D. Kwon, D. D. Cho, and T. Kim, "Experimental methods for trapping ions using microfabricated surface ion traps," *J. Vis. Exp.*, vol. 126, p. e56060, Aug. 2017, doi: 10.3791/56060.
 [11] S. Hong, M. Lee, H. Cheon, T. Kim, and D. D. Cho, "Guidelines"
- [11] S. Hong, M. Lee, H. Cheon, T. Kim, and D. D. Cho, "Guidelines for designing surface ion traps using the boundary element method," *Sensors*, vol. 16, no. 5, p. 616, Apr. 2016.