Parasitic resistance modeling and optimization for 10nm-node FinFET | IEEE Conference Publication | IEEE Xplore