

# Challenges for Test and Fault-Tolerance due to Convergence of Electronics, Semiconductor Systems and Computing

Prof. Afaq Ahmad

Department of Electrical & Computer Engineering, College of Engineering,  
Sultan Qaboos University, PO Box 33, Zip code 123, Sultanate of Oman  
afaq@squ.edu.om

**Abstract:** Convergence of electronics, semiconductor systems and computing are rapidly transforming society at much faster pace than incorporation fault-tolerance and test methodologies in the systems. Further, underlying hardware and software in communication, security, quality of life, health, economic or financial well-being systems are increasingly being used for making decisions that influence individual and society. Consequently, it is imperative that the underlying hardware and software perform correctly and be defect free. However, to achieve zero defect through testing, screening and incorporation of redundancies is extremely challenging. This is what exactly the theme of my talk. During my presentation I will touch upon the mechanisms and issues to cope with the challenges.

**Semiconductor, Fault-tolerance, Reliability, Test methodology, Dual function, Modular redundancy, Design for Testability (DFT), Built-In Self-Test, Linear Feedback Shift Registers (LFSRs) Keywords**

## I. INTRODUCTION

In process of miniaturization of Integrated Circuits (ICs) as the level of integration moves from Small Scale Integration (SSI), to Medium-Scale Integration (MSI), to Large Scale Integration (LSI), to Very Large Scale Integration (VLSI), to Very-Very Large Scale Integration (VVLSI), and to Ultra-Very Large Scale Integration (UVLSI), the complexity of integration provides many opportunities. Semiconductor device fabrication is the process adapted to create the IC. Figure 1 shows that how semiconductor process technology of 1971 moved from 10- $\mu\text{m}$  process to 5-nm in 2017 [1] – [3]. Table 1 depicts some more attributes such as increase of functions per chip and operating frequency along with decrease of operating voltage. These attributes are above to the miniaturization as shown in Fig. 1.

Intel announce on March 30, 2017 that we pack 100.8 Million Transistors in each Square Millimetre [4]. This is Intel's latest-and-greatest chip generation: 10 nanometres (see Fig. 2). Intel says that this opportunity also emphasizes about the importance of another opportunity for the chipmaker to declare that Moore's Law (see Fig. 3) is alive and well—at least for Intel [4].




Fig. 1. Timeline of development of semiconductor process technology

TABLE I: TIMELINE: TECHNOLOGICAL DEVELOPMENT OF SEMICONDUCTOR PROCESSES

Year of Production	Functions per chip at production (million transistors)	Chip Frequency (MHz) On-chip local clock	Vdd (volts)
2003	153	2976	1.2
2004	193	4171	1.2
2005	243	5204	1.1
2006	307	6783	1.1
2007	386	9285	1.1
2008	487	10972	1.1
2009	614	12369	1.1
2010	773	15079	1.1
2012	1227	20065	0.9
2013	1546	22980	0.9
2015	2454	33403	0.8
2016	3092	39683	0.8
2018	4908	53207	0.7




Fig. 2. Timeline: Technology development of semiconductor process for transistor density

The foundational force of Moore's Law has driven breakthroughs in modern cities, transportation, healthcare, education, and energy production. In fact, it's quite difficult to envision what our modern world might be like without Moore's Law. Moore's observation transformed computing from a rare and expensive venture into a pervasive and affordable necessity. This development not only enhanced existing industries and increased productivity, but it has spawned whole new industries empowered by cheap and powerful computing. Moving forward, Moore's Law and related innovations are shifting toward the seamless integration of computing within our daily lives. This vision of an endlessly empowered and interconnected future brings clear challenges and benefits. Privacy and security are persistent and growing concerns. But the benefits of ever smarter, ubiquitous computing technology, learning to anticipate our needs, can keep us healthier, safer, and more productive in the long run [5].




Fig. 3. The Moore's Law applicability

As an example of the impacts; in Fig. 4 the statistic depicts the total number of smartphone users worldwide from 2014 to 2020. For 2016, the number of smartphone users is forecast to reach 2.1 billion. Literature [6] reports that there will be an estimated 6.1 billion smartphone users by 2020]. It is roughly and estimation concludes that about more than 400 million transistors for each one of the 7.6 Billion people on earth [7] - [9].

"All these things are difficult, but once they're done they seem normal. And that's the magic of Moore's Law." – Intel's Kaizad Mistry [5]. Also, Kaizad Mistry told IEEE Spectrum [4] that "Moore's Law's future is difficult and requires inventions." In ensuing section, we look for attributes and consequences.




Fig. 4. The statistic depicts the total number of smartphone users worldwide from 2014 to 2020. For 2016

## II. ATTRIBUTES

Delivering more transistors in the same area means the circuitry can be made smaller, saving on cost, or it means that more functionality can be added to a chip without having to make it bigger. The circuits are becoming more complex but compact. The ICs are growing with more depth and density. Hence, allows us to put more circuitry in a smaller and more reliable package.

The consequences are:

- As the level of integration increases, the common faults are moved from the pins and the package to the semiconductor material.
- The increased complexity of design increases the probability of design errors.
- Lower operational voltages decrease the noise margins and increases the frequency of transient faults.
- Due to the movement of the common faults from the pins and the package to the semiconductor material makes

physical access for test purpose either difficult or even impossible.

- Further, the ICs growth along with its increasing complexity encounters the problem of large amount of test data also, number of access ports remains constant hence forcing towards long test application time.
- High speed ICs further complicates the testing problem enforces the high demand on tester's driver/sensor mechanism and more complicated failure mechanism.

The section below is dedicated to look into the prospects of the technological developmental from the angle of Fault-tolerance and testing.

### III. OPPORTUNITIES FAULT-TOLERANCE AND TEST DUE TO TECHNOLOGICAL CHALLENGES

Fault-Tolerant approaches that were not cost effective in the past [11] – [42] can now be used because, due to reasons

- That duplicated processors can now be placed on a single chip that was previously available on multiple boards.
- That implementation of n-modular redundancy becomes less costly.
- That fault detection and fault location can now be provided within the IC itself. Previously, these provisions were on board or the system level.
- That detecting faults closer to the site of their origin minimizes the propagation of errors throughout the system.
- That it is possible to use redundancy to improve the yield of circuits, often the yield of complex ICs is less than 10%. Low yield implies high cost of circuit
- That IC can be made usable if additional circuitry is included to replace some, or all, defective modules with spares
- That duplication with complementary logic to combat common mode faults.
- That the implementations of effective and efficient Cyclic Redundancy Checks (CRC) and other fault detecting techniques have become feasible.
- That the implementations effective Redundant Arrays of Inexpensive Disks (RAID) combinations become possible to utilize.
- That the concepts of Design for Testability (DFT), Built-In Test (BIT) and Built-In Self-Test (BIST) have become more feasible. An architecture of BIST is shown in Fig. 5.
- That the algorithmic test generation and fault insertion can be applied easily.

- That the path sensitization method and Boolean difference can be utilized effectively.
- That the length of Linear Feedback Shift Register can be increased for the purposes of generation of Pseudo-random test patterns and compression of response data using Signature analysis method.
- That the implementation of multimode testers in cost effective manner becomes possible.
- That the implementations effective Redundant Arrays of Inexpensive Disks (RAID) combinations become possible to utilize.




Fig. 5. The BIST architecture

### IV. CONCLUSIONS

Through this presentation author wants to show the impact of present technology on Fault-Tolerance and test technology. Chemically Assembled Electronic Nanotechnology (CAEN), an emerging base technology in developing nanoscale devices show horizons of a new era in digital circuit design. Since defect rates are relatively high for nanofabric technology, work continues to improve the defect detection and novel ways to deal with defects.

Procedures for nanofabrics based on chemically-assembled electronic nanotechnology BIST need more attention in this era. There is need to study for devising recovery procedures to identify defect-free nanoblocks and switchblocks in the nanofabric under test. It is expected that the BIST architectures and recovery procedures that are based on the reconfiguration of the nanofabric can be targeted to achieve complete fault coverage of different types of faults. Large fraction of defect-free blocks can be recovered using a small number of BIST configurations. Further, emphasis is needed to bring BIST procedure that will be well suited for regular and dense architectures that have high defect densities.

## ACKNOWLEDGMENT

The author wishes to acknowledge my institution Sultan Qaboos University (Sultanate of Oman) for providing me an opportunity to work professionally in conducive teaching research environment. The acknowledgements are also due to authorities of Amity University for giving the opportunity to present this invited talk.

## REFERENCES

- [1] (2017) The SIA Semiconductor Industry Association: 2015 International Technology Roadmap for Semiconductors (ITRS) website. [Online]. Available:
- [2] [https://www.semiconductors.org/main/2015\\_international\\_technology\\_roadmap\\_for\\_semiconductors\\_itrs/](https://www.semiconductors.org/main/2015_international_technology_roadmap_for_semiconductors_itrs/)
- [3] (2017) WIKIPEDIA: 5 nm website. [Online]. Available:
- [4] [https://en.wikipedia.org/wiki/5\\_nanometer](https://en.wikipedia.org/wiki/5_nanometer)
- [5] (2017) Ars Technica: TECH —IBM unveils world's first 5nm chip website. [Online]. Available:
- [6] <https://arstechnica.com/gadgets/2017/06/ibm-5nm-chip/?comments=1>
- [7] (2017) IEEE Spectrum: Intel Now Packs 100 Million Transistors in Each Square Millimeter by Rachel Courtland website. [Online]. Available:
- [8] <https://spectrum.ieee.org/nanolast/semiconductors/processors/intel-now-packs-100-million-transistors-in-each-square-millimeter>
- [9] (2017) INTEL - 50 Years of Moore's Law website. [Online]. Available:
- [10] <https://www.intel.com/content/www/us/en/silicon-innovations/moores-law-technology.html>
- [11] (2017) TechCrunch TC: Reports 6.1B Smartphone Users Globally By 2020, Overtaking Basic Fixed Phone Subscriptions website. [Online]. Available:
- [12] <https://techcrunch.com/2015/06/02/6-1b-smartphone-users-globally-by-2020-overtaking-basic-fixed-phone-subscriptions/>
- [13] (2017) Quora: How many transistors are made per year? website. [Online]. Available:
- [14] <https://www.quora.com/How-many-transistors-are-made-per-year>
- [15] (2017) WIKIPEDIA: website. [Online]. Available:
- [16] [https://en.wikipedia.org/wiki/List\\_of\\_countries\\_by\\_number\\_of\\_mobile\\_phones\\_in\\_use](https://en.wikipedia.org/wiki/List_of_countries_by_number_of_mobile_phones_in_use)
- [17] (2017) website. [Online]. Available:
- [18] <https://www.statista.com/statistics/330695/number-of-smartphone-users-worldwide>
- [19] A. Ahmad, A. and A. H. Al-Habsi, A. H. "Design of a built-in multi-mode ICs tester with higher testability features- A most suitable testing tool for BIST environment", Taylor & Francis online, pp. 283-288, 2015. <http://www.tandfonline.com/loi/titr20>
- [20] A. Ahmad, S. Ahmad, D. Al-Abri, T. Jamil and M. A. K. Rizvi, "A Heuristic Approach towards the Designs of Digital Logic Circuits in Built-In Test Environment with Optimal Solution", *Proc. The Sixth International Conference on Computing, Communications and Networking Technologies (ICCCNT 2015)*, pp. 1-5
- [21] A. Ahmad, M. A. K. Rizvi, A. Al-Lawati, I. Mohammed and A. S. Malik, "Graph Theoretic Incidence Matrix Approach for Evaluating Reliability of Complex Mechatronic Systems via a MATLAB based Developed Tool", *Proc. 8th IEEE-GCC conference*, 2015, pp. 1 – 6.
- [22] A. Ahmad, S. Arora, A. Al-Maashari, S. Al-Busaidi, and A. Al Shidhani, "On Determination of LFSR Structures to Assure More Reliable and Secure Designs of Cryptographic Systems", *Proc. IEEE 3<sup>rd</sup> Int'l Conference on Reliability, Infocom Technologies and Optimization (Trends and Future Directions); (ICRITO 2014)*, pp. 1-5.
- [23] A. Ahmad and A. Al-Maashri, "On Sequence Lengths of Some Special External Exclusive OR Type LFSR Structures - Study and Analysis" *The Journal of Engineering Research*, vol. 11, no. 2, pp.1-13, 2014.
- [24] M. Awadalla, A. K. Abdien, S. M. Rashad, A. Ahmad and D. Al Abri, "Classification of Faults in Nuclear Power Plant", *WSEAS Transactions on Systems, Special Issue on Advanced Control Methods: Theory and Application*, vol. 13, no. 1, pp. 274-284, 2014.
- [25] A. Ahmad, S. Al Busaidi, A. Al Maashri, M. Awadalla, M. A. K. Rizvi and N. Mohanan, "Computing and Listing of Number of Possible m-Sequence Generators of Order n", *Indian Journal of Science and Technology*, vol. 6, no. 10, pp. 5359-5369, 2013.
- [26] A. Ahmad, S. Al Busaidi, M. J. Al Musharafi, "On Properties of PN Sequences generated by LFSR – a Generalized Study and Simulation Modeling", *Indian Journal of Science and Technology (IJST)*, vol. 6, no. 10, pp. 5351-5358, 2013.
- [27] A. Ahmad, A. and L. Hayat, "On Design of 16-Bit Signature Analyzer Circuits Equipped with Primitive Characteristic Polynomials", *Proc. IEEE 1<sup>st</sup> Taibah University International Conference on Computing and Information Technology, ICCIT 2012*, pp. 660 – 664.
- [28] A. Ahmad, A., "An Introduction to Practical Implementation of Linear Feedback Shift Registers – An Exhaustive Tutorial", *Proc. 13<sup>th</sup> IEEE International Workshop on Microprocessor Test and Verification: Architectural Conservation, Conference and Exhibition 2012*, p. 7.
- [29] A. Ahmad, A., "On Design of 8-Bit CRC Circuits Equipped with Primitive Characteristic Polynomials", *Proc. IEEE International Conference on Multimedia, Signal Processing and Communication Technologies (IMPACT-2011)*, pp. 63 – 67.
- [30] A. Ahmad, A. and L. Hayat, "Selection of Polynomials for Cyclic Redundancy Check for the use of High Speed Embedded – An Algorithmic Procedure", *Transactions on Computers (WSEAS)*, vol. 10, no. 1, pp. 16 – 20, 2011.
- [31] Ahmad, A., "Investigation of Some Quite Interesting Divisibility Situations in a Signature Analyzer Implementation", *Transactions on Circuits and Systems (WSEAS)*, vol. 10, no. 9, pp. 299 – 308, 2011.
- [32] A. Ahmad, A., "Reliability Computation of Microprocessor Based Mechatronic Systems – A Highlight for Engineers", *Caledonian Journal of Engineering (CJE)* vol. 6, no. 1, pp. 38 – 43, 2010.
- [33] A. Ahmad, D. Al-Abri, "Design of an Optimal Test Simulator for Built-In Self-Test Environment", *The Journal of Engineering Research*, vol. 7, no. 2, pp. 69 – 79, 2010.
- [34] A. Ahmad, A. and J. Al-Balushi, "How to Design an Effective Serial Input Shift Register (SISR) for Data Compression Process of Built-In Self-Test Methodology" *Proc. IEEE 4<sup>th</sup> International Conference on Infocom Technologies and Unmanned Systems (ICTUS'2017)*, Dec. 18-20, 2017, ADET, Amity University Dubai, UAE

- International Design and Test Workshop (IDT'09)*, pp. 372 – 379.
- [35] A. Ahmad, “Performance Study of Various Levels during Small / Large - Read / Write Operations”, Journal of Engineering, vol. 2, no. 3, pp. 271-276, 2009.
  - [36] A. Ahmad, A. and A. Al-Maashri, “Investigating Some Special Sequence Length Generated Through an External Exclusive-NOR Type LFSRs”, Electrical and Computer Engineering, vol. 34, no. 1, pp. 270 – 280, 2008.
  - [37] Analyzer due to the changed polynomial seeds,” Computers & Electrical Engineering, vol. 28, no. 6, pp. 577 - 585, 2002.
  - [38] A. M. Al-Naamany, and A. Ahmad, “Development of a strong stream ciphering technique using non-linear fuzzy logic selector,” Mobile and Wireless Communications, vol. 234, pp. 199 – 206, 2002.
  - [39] A. Ahmad, A., “Investigation of a constant behavior aliasing errors in signature analysis due to the use of different ordered test-patterns in a BIST testing techniques”, Microelectronics and Reliability, vol. 42, pp. 967 – 974, 2002.
  - [40] A. Ahmad, M. J. Al-Musharafi and S. Al-Busaidi, “Study and implementation of properties of m-sequences in MATLAB-SIMULINK – A pass / fail test tool for designs of random generators”, Journal of Scientific Research – Science and Technology, vol. 7, part 1, pp. 147 – 156, 2002.
  - [41] A. Ahmad, and A. Al-Lawati, “Reducing test time via an optimal selection of LFSR feedback taps,” *Proc. of IEEE 6<sup>th</sup> Int'l Symposium on Signal Processing and its Applications (ISSPA '01)*, pp. 300 – 303.
  - [42] A. Ahmad, M. J. Al-Musharafi and S. Al-Busaidi, “A new algorithmic procedure to test m-sequences generating feedback connections of stream cipher's LFSRs”, *Proc. IEEE conference on electrical and electronic technology (TENCON'01)*, vol. 1, pp. 366 – 369.
  - [43] A. Ahmad, A. and A. Al-Habsi, “Design of a built-in multi-mode ICs tester with higher testability features- A most suitable testing tool for BIST environment”, IETE Technical Review, vol. 15, no. 3, pp. 283 – 288, 1998.
  - [44] A. Ahmad and A. M. Elabdalla, “An efficient method to determine linear feedback connections in shift registers that generate maximal length pseudo-random up and down binary sequences”, Computer & Electrical Engineering, vol. 23, no. 1, pp. 33-39, 1997.
  - [45] A. Ahmad, “Achievement of higher testability goals through the modification of shift register in LFSR based testing,” International Journal of Electronics, vol. 82, no. 3, pp. 249-260, 1997.
  - [46] A. Ahmad A., “Critical role of polynomial seeds on the effectiveness of an LFSR-based testing technique”, International Journal of Electronics, vol.77, no.2, pp.127 – 137, 1994.
  - [47] A. Ahmad, N. K. Nanda and K. Garg, “Are primitive polynomials always best in signature analysis?”, IEEE design & Test of Computers, vol.7, no.4, pp. 36 – 38,1990.
  - [48] A. Ahmad, N. K. Nanda and K. Garg, “The use of irreducible characteristic polynomials in an LFSR based testing of digital circuits”, *Proc. of 4<sup>th</sup> IEEE int'l conference (TENCON-89)*, pp. 494 – 496.
  - [49] N. K. Nanda, A. Ahmad and V. C. Gaindhar V.C., “Shift register modification for multipurpose use in combinational circuit testing”, International Journal of Electronics, vol. 66, no. 6, pp. 875 – 878, 1989.
  - [50] Ahmad A. and Nanda N.K., (1989), “Effectiveness of multiple compressions of multiple signatures”, International Journal of Electronics, vol. 66, no. 5, pp. 775 – 787, 1989.
  - [51] A. Ahmad, N. K. Nanda and K. Garg, “A critical role of primitive polynomials in an LFSR based testing technique”, IEE Electronics Letters, vol. 24, no.15, pp. 953 – 955, 1988.