Reduction of temperature rise in 3D IC routing

In Three Dimensional Integration Circuit (3D IC) challenges involved in removing heat from the intervening layers. Here, the thermal analysis of TTSVs (Thermal Through Silicon Vias) at the heat sink of the circuit and also the optimizations of corresponding heat sinks has been carried out using Genetic algorithm (GA) with IBM-route benchmark circuits as a inputs. Compared to the previous experimental results, the thermal aware between the routing layers in 3D IC has been reduced to a certain extent using this algorithmic approach. Our approach is achieves 7%.