

Correction to “A 32–42-GHz RTWO-Based Frequency Quadrupler Achieving >37 dBc Harmonic Rejection in 22-nm FD-SOI”

Mohamed Atef Shehata, *Member, IEEE*, Vivek Roy, *Member, IEEE*, James Breslin, *Member, IEEE*, Hyman Shanan, *Member, IEEE*, Michael Keaveney, *Member, IEEE*, and Robert Bogdan Staszewski[✉], *Fellow, IEEE*

IN THE above article [1], Fig. 1 was incorrectly provided. The correct figure and full caption appear here.

REFERENCE

- [1] M. A. Shehata, V. Roy, J. Breslin, H. Shanan, M. Keaveney, and R. B. Staszewski, “A 32–42-GHz RTWO-based frequency quadrupler achieving >37 dBc harmonic rejection in 22-nm FD-SOI,” *IEEE Solid-State Circuits Lett.*, vol. 4, pp. 72–75, 2021, doi: [10.1109/LSSC.2021.3055628](https://doi.org/10.1109/LSSC.2021.3055628).




Fig. 1. Logic-based frequency quadrupler: (a) operation and (b) conceptual single-ended implementation.

Manuscript received March 31, 2021; accepted March 31, 2021. Date of current version May 10, 2021. This work was supported in part by the Irish Research Council (IRC) under Grant EPSPG/2020/86. This article was approved by Associate Editor Shuo-Wei Chen. (*Corresponding author: Mohamed Atef Shehata.*)

Mohamed Atef Shehata is with Analog Devices, Limerick, V94 RT99 Ireland, and also with the School of Electrical and Electronic Engineering, University College Dublin, Dublin D04, Ireland (e-mail: mohamed.shehata@analog.com).

Vivek Roy, James Breslin, and Michael Keaveney are with Analog Devices, Limerick, V94 RT99 Ireland.

Hyman Shanan is with Analog Devices, Somerset, NJ 08873 USA.

Robert Bogdan Staszewski is with the School of Electrical and Electronic Engineering, University College Dublin, Dublin D04, Ireland.

Digital Object Identifier 10.1109/LSSC.2021.3070793