Designing Low-Power, Low-Latency Networks-on-Chip by Optimally Combining Electrical and Optical Links | IEEE Conference Publication | IEEE Xplore