

# Review of Hybrid Packaging Methods for Power Modules\*

Puqi Ning<sup>1,2\*</sup>, Xiaoshuang Hui<sup>1,2</sup>, Yuhui Kang<sup>1,2</sup>, Tao Fan<sup>1,2</sup>, Kai Wang<sup>1</sup>,  
Yunhui Mei<sup>3</sup> and Guangyin Lei<sup>4</sup>

- (1. Institute of Electrical Engineering, Chinese Academy of Sciences, Beijing 100190, China;  
2. University of Chinese Academy of Sciences, Beijing 100049, China;  
3. School of Electrical Engineering, Tiangong University, Tianjin 300387, China;  
4. Academy for Engineering and Technology, Fudan University, Shanghai 200433, China)

**Abstract:** The hybrid structure of a power-module package is summarized and classified. Basic and extended planar wire-bond designs are analyzed and compared with regular wire-bond modules and planar modules, respectively. The automatic layout method can improve the electrical and thermal performance of hybrid structures. A state-of-the-art hybrid structure is introduced, and suggestions for alleviating the current and temperature imbalances for future designs are provided.

**Keywords:** Junction temperature monitoring, IGBT, conduction voltage

## 1 Introduction

With increasing demand for environmental protection and energy savings, electric vehicles (EV) have become an important means of ensuring national energy security. Almost all countries have formulated plans and achieved large-scale production in the past 10 years<sup>[1]</sup>. Continuously improving product performance and reducing costs are inevitable development directions for enhancing the competitiveness of EVs<sup>[2-4]</sup>.

In Ref. [5], it was estimated that approximately 80% of motor drives in EV would still use Si insulated-gate bipolar transistors (IGBTs) as power-switching devices in 2022. These power devices largely determine the performance and cost<sup>[6]</sup>. In recent years, many countries have explored novel packaging methods to exploit the advantages of Si IGBT chips<sup>[7]</sup>.

Packaging is a necessary process for power devices that isolates them from the external environment and

protects them<sup>[8]</sup>. The quality of packaging affects not only the electrical, mechanical, and thermal performance of power devices but also their cost and reliability<sup>[8-10]</sup>. Additionally, power modules determine the system compactness and functions<sup>[11]</sup>.

Silicon carbide (SiC) devices have emerged, which have small losses and high temperature resistance and can operate at high frequencies<sup>[12-14]</sup>. They promote major technological changes in the field of EVs<sup>[15-16]</sup>. SiC motor drives developed by automakers such as Tesla and BYD have been on the market for five years, demonstrating technological advantages and potential<sup>[17]</sup>.

Currently, most SiC power devices use the same packaging form and specifications as traditional Si devices, with a maximum operating junction temperature of 150 °C or 175 °C<sup>[18]</sup>. Limited by parasitic impedance, thermal dissipation, and packaging materials, the characteristics of SiC chips cannot be fully exploited<sup>[19]</sup>. The design and development of reliable packaging that satisfies high-temperature and high-frequency requirements have recently become popular research topics<sup>[20]</sup>. One of the design targets is high power density.

In an EV system, for a 300-400 kW motor drive, a

Manuscript received July 12, 2023; revised August 14, 2023; accepted October 18, 2023. Date of publication December 31, 2023; date of current version October 22, 2023.

\* Corresponding Author, E-mail: npq@mail.iee.ac.cn

\* Supported in part by the National Key R&D Program of China (2021YFB2500600), in part by a CAS Youth Multidisciplinary Project (JCTD-2021-09), and in part by the Strategic Priority Research Program of Chinese Academy of Sciences (XDA28040100).

Digital Object Identifier: 10.23919/CJEE.2023.000040

1 200 V/1 500 A SiC power module that can support continuous operation at 150 °C is required [21-22]. For a 1 500-A module, 18-piece 16-mΩ SiC dies must be paralleled. For regular economy-based wire-bond packaging, it is difficult to include 36 devices in a module. As shown in Fig. 1, two limitations exist [15]. The first is the width of the conduction path; the minimum DBC (Direct bond copper) pattern to conduct 1 500 A is 10 mm, which is difficult to realize in a conventional wire-bond package. The second issue is thermal management, for which the balance of the paralleled devices is important [23].




Fig. 1 Econodual based wire-bond packaging [15]

A three-phase HPD module is currently preferred in the market. For a 250-300 kW motor drive, 1 200 V/1 000 A operation at 150 °C for each phase will be very useful in the near future. As shown in Fig. 2, there are many designed patterns for a 1 200 V/600 A HP drive module operating at 150 °C [15]. It is limited to eight parallel dies owing to the two aforementioned issues.




Fig. 2 Conventional junction temperature estimation methods [15]

To address this problem, researchers have begun developing planar packages [24]. Typical designs are shown in Figs. 3 and 4. Limited by manufacturability, cost, and feasibility, the maximum number of paralleled power devices in each product is usually 8 [25]. Although more than 100 papers are published annually on improving the quality of planar packages, there is still no systematic solution for paralleling a large number of dies.




Fig. 3 Planar package on semi-IDM (Integrated drive module) [24]




Fig. 4 Planar packaged module [25]

Because the top pads of power devices have become smaller, it is difficult to control the quality of all the top interconnections. In many designs, the top connections become poor when a strong force is applied to attach the cold plate closely. This is another significant challenge in planar packaging [26].

To reduce the complexity of the planar packaging design and the fabrication procedure in Ref. [27], a hybrid packaging structure for high-temperature SiC power modules was presented [28]. The structure combines the benefits of the wire-bond and planar packaging structures, as shown in Fig. 5. The hybrid power module achieved almost the same footprint and

parasitic resistance as the planar structure. This structure is also known as a stacked power package.




Fig. 5 Concept of the hybrid structure [28]

Refs. [29-31] presented similar ideas for forming three-dimensional (3D) current commutation loops, which can reduce the parasitic inductance. In these studies, a lead frame, connection strips, and vias were used to connect the different layers. This approach does not require double-sided solderable devices.

Hybrid packaging is also a feasible and useful method for increasing the power density and paralleling numerous dies. With careful design, the parasitic parameters of a hybrid packaged power module can be significantly reduced compared with those of a regular wire-bond module [32]. It can also be easily extended as the basic structure of a planar package without transfer-molded plastic, which may help build a better connection of the double-sided pin-fin baseplate.

In this study, to better exploit hybrid packages, we categorize and review the benefits and drawbacks of various hybrid structures, packaging design methods, and the applications of hybrid structures in power converters.

## 2 Hybrid packaging structures

### 2.1 Basic wire-bond-based structure

In most hybrid structures, the basic idea is to use the bottom DBC and the top conduction layer to conduct current separately. These two conduction paths usually overlap and can significantly reduce the parasitic parameters. The top conduction layers are presented in Tab. 1.

Tab. 1 Classification of the top-side layer

Basic concept	Detailed structure	Ref.
Poly.+Cu+Poly. +spacer DBC	Lead frame Die attachment Devices Spacer SiC device Wire-bonds Multilayer PCB Solder DBC substrate	[28]
PCB DBC	Die Encapsulation Bond wire Vias 2 <sup>nd</sup> layer Solder Chip DBC	[30]
FPCB DBC	Solder FPCB DBC substrate	[29, 31-33]
DBC DBC	2 <sup>nd</sup> substrate Main substrate	[34]
		[35-37]

In Ref. [28], a lead frame was selected as the top conduction layer. To insulate the DBC and top layers, a high-temperature polyimide insulation material (EpoTek 600/ Duralco 128) was used to cover the conduction layers and fill the gaps. Compared with the planar structure presented in Ref. [27], this hybrid structure has the same footprint and is 50% smaller than the baseline wire-bond version. However, the fabrication procedure is complex, as shown in Fig. 6.




Fig. 6 Complex fabrication procedure [28]

To reduce the complexity, a multilayer printed circuit board (PCB) with vias was used as the top conduction layer in Ref. [30]. In addition to a simpler structure, more complex routing can be achieved using PCBs. This allows current paths to be more flexible and allows an embedded gate-driver circuit to be embedded in the module. As shown in Fig. 7, a small

footprint was achieved, compared with that of a regular TO-247 discrete device.




Fig. 7 PCB used as the top layer [30]

However, unless a special high-temperature insulation layer is used in the PCB, it is difficult to directly bond the DBC and top layers using a regular reflow procedure. Additionally, a large current (>300 A) may not be easily achieved by the thin copper layer of a regular PCB.

By using a flexible PCB as the top layer [31, 36], an inductance of <1 nH was obtained in the power loop. Simultaneously, the gate drive, decoupling capacitors, and DC-link capacitors were integrated with flexible PCBs, as shown in Fig. 8. Vias were used to transfer the current from the top layers to the DBCs. In contrast, flexible PCBs were bent and directly soldered onto the DBC in Ref. [32]. The parasitic inductances in the power and gate loops decreased by 52% and 76%, respectively.




Fig. 8 Flexible PCB used as the top conduction layer [36]

In Ref. [37], DBC was used as the top conduction layer, and a low stray inductance and balanced current sharing were achieved. As shown in Fig. 9, two layouts with the power terminals in different locations can both support the paralleling of five SiC dies. However, it is difficult to parallelize more dies with these designs.

To realize a high-current power module [36], a method that separates the module into four individual

units is presented. This can increase the manufacturing yield in mass production. Additionally, the power and gate paths can be better balanced with a symmetric design. With this structure, 18 dies can be paralleled in a phase-leg design with an economically sized power module, as shown in Fig. 10. With a similar idea, a power module with nine paralleled 25-mΩ dies was designed and fabricated in Ref. [38]. A 800 V/900 A double-pulse test at 150 °C was conducted.




Fig. 9 ABB hybrid structure using DBC as the top layer [33]








Fig. 10 Stacked module design with 18 paralleled dies [32]

## 2.2 Planar top interconnection-based structure

As reported in Ref. [39], double-sided cooled power modules have several advantages over single-sided cooled modules. Most planar power modules can achieve a lower parasitic inductance and higher packaging density. The thermal performance can be improved by double-sided cooling; thus, temperature swings and thermal stress may be reduced. Theoretically, eliminating wire bonds in planar packages can extend their lifetimes [40].

Hybrid structures can be easily changed to planar packaging if the wire bonds are replaced with copper strips or DBCs. Tab. 2 classifies the main planar structures by the top-side connection style and introduces an extended hybrid structure. With three or four conduction layers in the power module, the extended hybrid structure has a more flexible design than common planar packages.

Tab. 2 Top-side interconnection method

Top-side interconnection method	Typical structures in references
	[24, 41-43]
	[44-47]
	[25, 48-53]
	[54-55]

Another benefit of the extended hybrid structure is its large support area. As shown in Fig. 11, in the typical planar structures, other than transformed plastic, dies are the only effective support. In Ref. [40], the total area of the dies was approximately 1/4-2/5 of the total power module. Thus, dies may be overstressed if the pressure is not well controlled during the bolting to the cold plate [41]. Transfer-molded plastic is the only choice for reducing stress on dies, particularly in commercial products [45, 56]. With transfer-molded plastic, it is relatively difficult to solder the heat sink directly in the

packaging procedure [57-58]. Thermal grease must be applied on both sides of the DBC, which may significantly increase the thermal resistance [59]. In the extended hybrid structure, a second layer of DBC surrounds the die [60]. It can provide additional support for the top DBC and even the top pin-fin baseplate [55, 61]. Because the area of the second-layer DBC is usually approximately two to four times the die area, the stress is significantly reduced. With this support, the extended hybrid can omit the transfer-molded plastic and only use a regular encapsulant, as in the wire-bond module. Thus, the manufacturability can be improved, and a double-sided pin-fin plate can be easily soldered.




Fig. 11 Typical planar structures [40]

In some planar methods, the researchers soldered the phase-leg dies on the top and bottom conduction layers separately and then flipped the top layer side, as shown in Fig. 12 [49, 62]. Subsequently, they were stacked into full pieces. However, it is difficult to control the flatness of both soldering sides, and paralleling a large number of dies is almost impossible [40]. Thus, large-scale manufacturing is difficult.

In other methods, to simplify the fabrication procedure and control quality, power dies are soldered only on the bottom conduction layers [63]. This implies that the midpoint should exist in both the top and bottom conduction layers [64]. There must be a transfer interconnection point in the package, and the main

methods for this current transfer are presented in Tab. 3. An extended hybrid structure was obtained using this final method.




Fig. 12 Flipped DBC method in planar packages

Tab. 3 Transfer interconnection methods

Transfer interconnection method	Typical references
	[65-68]
	[24, 45]
	[54-55]

To achieve a high-current power module, Ref. [55] presented a method that separates packages into individual units to improve manufacturability. With this structure, 12 dies can be paralleled for each phase leg in a compact power module, as shown in Fig. 13. In Fig. 13, 1 is DC positive terminal, 2 is DC negative terminal, 3 is AC terminal, 4 is DBC on the lower part of the upper tube, 5 is DBC on the lower part of the upper tube, 6 is SiC chip on the upper tube, 7 is SiC chip on the upper tube, molybdenum chip on the upper tube, 8 is copper chip on the upper tube, 9 is copper chip on the upper and lower bridge, 10 is DBC on the lower part of the lower tube, and 11 is DBC on the lower part of the lower tube. 12 is lower tube SiC chip, 13 is lower tube SiC chip connected to

molybdenum sheet, 14 is lower tube connected to copper sheet.




Fig. 13 Layout of the stacked planar power module [55]

In Ref. [54], a double-pulse test at 800 V/400 A at 150 °C was conducted on a power module with the same structure.

### 3 Hybrid module design considerations

#### 3.1 Electrical design for hybrid module

In Ref. [30], the power module had a single MOSFET and a diode in each switch of the phase leg. Kelvin connections were used to isolate the main and gate currents of the MOSFETs. The MOSFETs and diodes were paired to minimize the switching loops. To further reduce the parasitic parameters, ceramic DC decoupling capacitors were integrated into the module, as shown in Fig. 14. Compared with the conventional wire-bond module, the loop inductance was reduced by 35%, and the footprint was reduced by 40%. The loop inductance was measured as 3.6 nH, which agreed well with the simulation.




Fig. 14 Paired MOSFETs and diodes [30]

Ref. [25] proposed a hybrid package consisting of two DBC substrates, SiC devices, bonding wires, power terminals, and signal terminals. As shown in

Tab. 2, the structure had a short power loop with mutual inductance cancellation, and it exhibited an ultralow parasitic inductance.

In Ref. [31], the bonding wires were oriented toward the power terminals to shorten the loop. The smallest commutation-loop area was achieved by comparing several possible electrical designs, as shown in Fig. 15. Through Ansys Q3D simulations, the parasitic parameters were extracted and compared. The optimized parasitic inductance was only 1.8 nH. Ref. [36] also reported test results. The voltage overshoot was reduced by 55% compared with that of a commercial power module, and the total switching energy was reduced by 57% (Fig. 16).




Fig. 15 Paired MOSFETs and diodes [31]





Fig. 16 Layout comparison [36]

Ref. [34] reported similar results. In a finite-element analysis (FEA) simulation, the gate path inductance and power path inductance were reduced by approximately 76% and 50%, respectively. As shown in Fig. 17, both the ringing and the power loss were reduced.




Fig. 17 Waveform comparison [34]

Ref. [38] introduced a stacked power module with nine power dies paralleled, as shown in Fig. 18. Compared with the conventional wire-bond module, the novel structure exhibited a neat waveform.



Fig. 18 Power module with nine dies paralleled and a neat waveform [38]

### 3.2 Thermal design for hybrid module

The design and evaluation of the cooling capability are core steps in packaging development [69]. In most studies, the thermal network models have been abstracted. As shown in Fig. 19, in Ref. [31], a low

thermal resistance of  $0.225 \text{ }^\circ\text{C/W}$  was obtained. A reduction of approximately 40% was reported compared with the traditional method (baseplate+TIM(Thermal interface material)+heatsink).




Fig. 19 Thermal-resistance calculation in Ref. [31]

To improve the reliability of the power module and reduce the junction temperature variation, a thermal buffer layer was added to the power module [70]. Extra heat was absorbed by the buffer layer, and the temperature fluctuations were reduced. Phase-change materials was used as the buffer layer and placed around the SiC MOSFETs, as shown in Fig. 20. This technology can also be applied to hybrid structures.




Fig. 20 Improved thermal dissipation method [70]

Through computational fluid dynamics (CFD) simulations, the airflow condition and temperature distribution of the converter system can be analyzed. In Ref. [31], the suction-mode fan and exhaust-mode fan were compared, and the distribution and centralization fan configurations were analyzed. The temperature increase in the magnetic cores and dies was carefully considered to ensure safe and

high-power-density operation, as shown in Fig. 21.




Fig. 21 Thermal-performance simulation presented in Ref. [31]

In Ref. [37], using a flexible PCB, the power module was separated into three submodules. They were mounted on three sides of the heat sink. Accordingly, as shown in Fig. 22, a 3D system-in-package integration method was proposed, and the volume of the forced air cooling system was only 0.346 L.




Fig. 22 3D system-in-package integration and thermal simulation [37]





however, the geometry must be redrawn and re-meshing must be performed for each candidate<sup>[31]</sup>. This method is too slow for automatic layout optimization. In comparison, the partial element equivalent circuit (PEEC) can significantly reduce the simulation time but slightly increases the error, as shown in Tab. 5<sup>[99]</sup> (Rank from 1 to 4; 1 is the best, and 4 is the worst).

**Tab. 5 Electrical evaluation methods**

Method	Accuracy	Simulation speed
FEA	1	4
Analytical equations	4	1
Method of moments+PEEC	2	3
LBM+PEEC	2	2

During the routing procedure, an incorrect connection may occur during the path autogeneration step. In the electrical evaluation step, the judgement of the correctness of all connections accounts for a large portion of the evaluation time. To accelerate the judgement, a lattice Boltzmann method (LBM)-based method was proposed in Ref. [89]. Because the LBM does not need to solve matrices directly, it can make a judgement in the middle of the calculation. This reduces the total electrical evaluation time by up to 40%. Moreover, with a larger number of components, the computational advantage of the LBM is more significant.

As shown in Tab. 6 (Rank from 1 to 4; 1 is the best, and 4 is the worst), the most accurate simulation method for evaluating the thermal performance of a power module with a pin-fin baseplate is the finite element analysis (FEA). This is a conventional CFD method<sup>[100]</sup>. However, it takes a long time to evaluate the candidates and is difficult to embed in the optimization loop because of meshing and convergence issues. In contrast, analytical equation-based methods are fast, but the relative error may exceed 30%<sup>[92]</sup>.


**Tab. 6 Thermal evaluation methods**

Methods	Accuracy	Simulation speed
FEA	1	4
Analytical equations	4	1
FDM	3	3
LBM	2	2

In Refs. [101-102], improved finite difference methods (FDMs) were used to solve the partial

differential equations of Stokes' theorem. They can balance accuracy and simulation speed. Moreover, these methods can be easily used in iterative optimization. The LBM is a special type of FDM for solving partial differential equations. It is believed that the LBM is faster than the other FDMs because it has an innate parallel calculation ability. With the help of the turbulence model, the LBM can be used to simulate the inlet and outlet pressure differences and the flow velocity around the cylinders of the pin-fin heat sink power module. Owing to its easy coding features, it can be integrated into optimization algorithms.

Ref. [93] presented a power module optimization demonstration and achieved good performance. A simulation with the LBM had a smaller error than a simulation based on CFD, as shown in Fig. 25 and Tab. 7.



**Fig. 25 Thermal evaluation comparison<sup>[93]</sup>**

**Tab. 7 Literature comparison<sup>[93]</sup>**

Method	$Re=20$		$Re=40$		$Re=100$		$Re=200$	
	$C_d$	$L_w / D$	$C_d$	$L_w / D$	$C_d$	$C_1$	$C_d$	$C_1$
CFD	2.1	0.9	1.6	2.2	1.4	0.3	1.4	0.6
LBM	2.1	0.9	1.6	2.3	1.4	0.3	1.4	0.6

#### 4 Hybrid modules in power converters

To demonstrate the small footprint and parasitic parameters of the hybrid-structure packaging, a

three-phase single-switch rectifier was used as an example [28]. To simplify the control, the circuit uses seven SiC diodes and one SiC power switch, as shown in Fig. 26. Through a detailed simulation and comparison, the footprint of the hybrid structure was found to be equal to that of the planar structure and 50% smaller than that of the regular wire-bond structure. In the system simulation, the voltage spike of the power switch was reduced from 305 V to 289 V compared with the wire-bond version, indicating a significant parasitic reduction in the power path. A high-temperature converter test was successfully conducted to verify the packaging design. In the test, the junction temperature was maintained at 250 °C, and the total converter efficiency reached 96.1%.




Fig. 26 Hybrid package used for a high-temperature converter [28]

In Ref. [36], a hybrid module-based converter system was operated in a 100-kHz hard-switching mode, and it achieved a peak efficiency of 98.3%. The electrical design and thermal design are presented in detail in Fig. 27. The difference in efficiency between the design and experiment was <1%, and the difference in temperature was <8 °C. Parasitic inductance reduction and thermal resistance reduction were achieved, and a systematic design procedure for the hybrid structure was demonstrated.

In Ref. [37], for a hybrid-module-based three-phase converter, a 20-kW forced air cooled system was designed, as shown in Fig. 28. Power tests verified a peak power density of 19.3 kW/L. The experimental results also indicated a far smaller voltage overshoot, 1.8 times faster switching, and 60% switching loss reduction compared with the regular wire-bond module.




Fig. 27 Hybrid package used for a high-switching-speed converter [36]




Fig. 28 Hybrid package used for a three-phase converter [37]

With the submodule using hybrid packages, Fig. 29 shows the interleave ability for a 5.5-kW water-cooled single-phase inverter [35]. Compared with the commercial wire-bond module, the inverter loss was reduced by 16.1% at a switching frequency of 20 kHz and 28% at a switching frequency of 120 kHz (Fig. 29). This implies that with the same efficiency, the switching frequency can be increased to 1.7 times that of the regular module.

In summary, hybrid packaged module-based converters have considerable potential for increasing the power density. They can exploit the advantages of power devices and achieve high efficiencies.




Fig. 29 Hybrid package used for an interleaved single phase converter [35]

## 5 Conclusions

To better exploit the advantages of the hybrid power packaging structure, the basic structure, extended planar structure, electrical design, thermal design, automatic layout methods, and related converter system designs are reviewed. Through comprehensive classification and comparison, the hybrid structures were introduced and discussed. The presented hybrid structures are summarized in Tab. 8.

Tab. 8 Summary and comparison of hybrid structures

Structure	Package style	Power rating	Other features
Poly.+Cu+Poly.+DBC	Wire-bond package	Adequate for low ratings, difficult for high ratings	Difficult to manufacture
PCB+DBC	Wire-bond package	Adequate for low ratings, difficult for high ratings	Can be integrated with gate drive and sensor and provide high power density
Flexible PCB+DBC	Wire-bond package	Adequate for low ratings, difficult for high ratings	Can be integrated with gate drive and sensor, no need for transfer connection
DBC+DBC	Wire-bond package	Adequate for both low and high ratings	Can be separated into sub-units for very large currents
DBC+DBC+DBC	Planar package	Adequate for both low and high ratings	More flexible than common planar structure

The following conclusions are drawn.

(1) The hybrid structure can significantly reduce the parasitic parameters and can be used to parallelize a large number of dies.

(2) The extended planar package based on the hybrid structure exhibited more 3D interconnection freedom. An advanced layout can be designed using this feature. Because DBCs are used to support the stress, the structure can eliminate transfer-molded plastic.

(3) Thermal design is important, as the power density can be increased by >30% compared with that of a regular wire-bond module. Automatic layout and thermal optimization methods should be improved and utilized in future designs.

In the near future, to further exploit the advantages of the hybrid package, four points should be noted. First, to reduce the parasitic parameters and balance the parallel devices in the gate path, the positions of the gate terminals can be designed in the center layout of the power module. Second, when the current rating is increased, the transfer interconnection should be carefully designed. Third, for power modules operating at >1 000 A, the use of multiple power terminals at the same electrical point should be considered to increase reliability. Finally, because hybrid structures may increase the number of packaging steps, the manufacturing capability and cost should be considered for production.

Hybrid-structure packages allow the deep exploration of power devices and can increase the capacities of power modules.

## References

- [1] J Reimers, L Dorn-Gomba, C Mak, et al. Automotive traction inverters: Current status and future trends. *IEEE Transactions on Vehicular Technology*, 2019, 68(4): 3337-3350.
- [2] E Gurpinar, R Wiles, B Ozpineci, et al. SiC MOSFET-based power module design and analysis for EV traction systems. *Proceedings of IEEE Energy Conversion Congress and Exposition (ECCE) 2018*, San Diego, California, USA. New York: IEEE, 2018: 1722-1727.
- [3] S Yano, Y Nakayama, H Kobayashi, et al. Development of compact power control unit for HEVs. *Proceedings of IEEE Energy Conversion Congress and Exposition*

- (*ECCE*) 2017, San Antonio, Texas, USA. New York: IEEE, 2017: 584-588.
- [4] T M Jahns, H Dai. The past, present, and future of power electronics integration technology in motor drives. *CPSS Transactions on Power Electronics and Applications*, 2017, 2(3): 197-216.
- [5] China Advanced Semiconductor Industry Innovation Alliance. Third generation semiconductor industry development report, 2022.
- [6] A Christmann, D Levett. Design considerations for next generation traction drive IGBT-based power modules. *Proceedings of IEEE Transportation Electrification Conference and Expo (ITEC) 2016*. New York: IEEE, 2016: 1-5.
- [7] H Wang, C Chang, Z Liang, et al. Structure design and thermal simulation analysis of DBC substrate for high-power IGBT module. *Proceedings of IEEE International Conference on Electronic Packaging Technology (ICEPT) 2020*. New York: IEEE, 2020: 1-4.
- [8] S Seal, H A Mantooh. High performance silicon carbide power packaging: Past trends, present practices, and future directions. *Energies*, 2017, 10(3): 1-30.
- [9] J Kolar. Analysis and design of a 1 200 V all-SiC planar interconnection power module for next generation more electrical aircraft power electronic building blocks. *CPSS Transactions on Power Electronics and Applications*, 2017, 2(4): 320-330.
- [10] H Lee, V Smet, R Tummala. A review of SiC power module packaging technologies: Challenges, advances, and emerging issues. *IEEE Journal of Emerging and Selected Topics in Power Electronics*, 2020, 8(1): 239-255.
- [11] J B Casady, B Hull, J Zhang, et al. First automotive reliability assessment and drivetrain performance of large-area 900 V, 10 mOhm SiC MOSFETs. *Proceedings of the IEEE Applied Power Electronics Conference and Exposition (APEC) 2017*, Tampa, Florida, USA. Piscataway: IEEE, 2017: 2259-2262.
- [12] A Bindra. Wide-bandgap-based power devices: Reshaping the power electronics landscape. *IEEE Power Electronics Magazine*, 2015, 2(1): 42-47.
- [13] T Chow, I Omura, M Higashiwaki, et al. Smart power devices and ICs using GaAs and wide and extreme bandgap semiconductors. *IEEE Transactions on Electron Devices*, 2017, 64(3): 856-873.
- [14] J Wang, V Veliadis, M Higashiwaki, et al. Silicon carbide: A roadmap for silicon carbide adoption in power conversion applications. *IEEE Power Electronics Magazine*, 2018, 5(2): 40-44.
- [15] Z Zen. SiC power module in EV application: Modeling, system integration, and reliability. *Proceedings of the CPSSC (Conference on Power Semiconductor Devices & ICs) 2021*, Shanghai, China. Piscataway: IEEE, 2021.
- [16] A Matallana, E Ibarra, I López, et al. Power module electronics in HEV/EV applications: New trends in wide-bandgap semiconductor technologies and design aspects. *Renewable and Sustainable Energy Reviews*, 2019, 113: 109264.
- [17] About the SiC MOSFET modules in Tesla model 3. [2019-01-22]. <https://www.pntpower.com/teslamodel-3-powered-by-st-microelectronics-sic-mosfets/>.
- [18] F Qi, M Wang, L Xu. Investigation and review of challenges in a high-temperature 30-kVA three-phase inverter using SiC MOSFETs. *IEEE Transactions on Industry Applications*, 2018, 54(3): 2483-2491.
- [19] C Chen, F Luo, Y Kang. A review of SiC power module packaging: Layout, material system and integration. *CPSS Transactions on Power Electronics and Applications*, 2017, 2(3): 170-186.
- [20] A Morya, M Moosavi, M C Gardner, et al. Applications of wide bandgap (WBG) devices in AC electric drives: A technology status review. *Proceedings of the IEEE International Electric Machines and Drives Conference (IEMDC) 2017*, Miami, Florida, USA. Piscataway: IEEE, 2017: 1-8.
- [21] Z Wang, M H Mahmud, M H Uddin, et al. A compact 250 kW silicon carbide MOSFET-based three-level traction inverter for heavy equipment applications. *Proceedings of the IEEE Transportation Electrification Conference and Expo (ITEC) 2018*, Long Beach, California, USA. Piscataway: IEEE, 2018: 1129-1134.
- [22] J Deere. Power America project. SiC inverter for heavy duty vehicles. [2019-01-22]. <https://www.poweramericainstitute.org/wp-content/uploads/2017/02/John-Deere.pdf>.
- [23] Y Fu, M Takemoto, S Ogasawara, et al. Investigation of efficiency enhancement of an ultra-high-speed bearingless motor at 100,000 r/min by high switching frequency using SiC-MOSFET. *Proceedings of the IEEE Energy Conversion Congress and Exposition (ECCE) 2018*, Portland, Oregon, USA. Piscataway: IEEE, 2018: 2306-2313.
- [24] ON Semiconductor. Automotive 750 V, 800 A dual side

- cooling half-bridge power module. [2020-06-01]. <https://www.onsemi.com/products/power-modules/igbt-module/s/nvg800a7514dsc>.
- [25] M Wang, Y Mei, W Liu, et al. Reliability improvement of a double-sided IGBT module by lowering stress gradient using molybdenum buffers. *IEEE Journal of Emerging and Selected Topics in Power Electronics*, 2019, 7(3): 1637-1648.
- [26] R Alizadeh, H Alan Mantooth. A review of architectural design and system compatibility of power modules and their impacts on power electronics systems. *IEEE Transactions on Power Electronics*, 2021, 36(10): 11631-11646.
- [27] P Ning, G Lei, G Q Lu, et al. A novel high-temperature planar package for SiC multichip phase-leg power module. *IEEE Transactions on Power Electronics*, 2010, 25(8): 2059-2067.
- [28] R Wang, Z Chen, D Boroyevich, et al. A novel hybrid packaging structure for high temperature SiC power modules. *IEEE Transactions on Industry Applications*, 2013, 49(4): 1609-1618.
- [29] Z Huang, Y Li, L Chen, et al. A novel low inductive 3D SiC power module based on hybrid packaging and integration method. *Proceedings of the IEEE Energy Conversion Congress and Exposition (ECCE) 2017*, Cincinnati, Ohio, USA. Piscataway: IEEE, 2017: 3995-4002.
- [30] Z Chen, Y Yao, D Boroyevich, et al. An ultra-fast SiC phase-leg module in modified hybrid packaging structure. *Proceedings of the IEEE Energy Conversion Congress and Exposition (ECCE) 2014*, Pittsburgh, Pennsylvania, USA. Piscataway: IEEE, 2014: 2880-2886.
- [31] Y Xie, Y Li, D Boroyevich, et al. Using ultra-low parasitic hybrid packaging method to reduce high-frequency EMI noise for SiC power module. *Proceedings of the IEEE Workshop on Wide Bandgap Power Devices and Applications (WiPDA) 2017*, Albuquerque, New Mexico, USA. Piscataway: IEEE, 2017: 201-207.
- [32] C Chen, Y Chen, Y Tan, et al. On the practical design of a high power density SiC single-phase uninterrupted power supply system. *IEEE Transactions on Industrial Informatics*, 2017, 13(5): 2704-2716.
- [33] C Chen, Z Huang, L Chen, et al. Flexible PCB-based 3-D integrated SiC half-bridge power module with three-sided cooling using ultralow inductive hybrid packaging structure. *IEEE Transactions on Power Electronics*, 2019, 34(6): 5579-5593.
- [34] F Yang, L Wang, J Wang, et al. A novel packaging method using flexible printed circuit board for high-frequency SiC power module. *Proceedings of the IEEE Workshop on Wide Bandgap Power Devices and Applications Asia (WiPDA Asia) 2018*, Seoul, Republic of Korea. Piscataway: IEEE, 2018: 48-53.
- [35] Z Huang, C Chen, J Wang, et al. A high-performance embedded SiC power module based on a DBC-stacked hybrid packaging structure. *IEEE Journal of Emerging and Selected Topics in Power Electronics*, 2020, 8(1): 351-366.
- [36] X Hui, P Ning, W Sui, et al. A power module structure and power device: China, 2023104361845. 2023-04-21.
- [37] S Kicin, S Pettersson, E Bianda, et al. Full SiC half-bridge module for high frequency and high temperature operation. *Proceedings of the IEEE Electronic Components and Technology Conference (ECTC) 2015*, San Diego, California, USA. Piscataway: IEEE, 2015: 950-956.
- [38] X Hui, P Ning, Y Kang, et al. A novel multiple DBC-staked units package for SiC power module. *CES Transactions on Electrical Machines and Systems*, 2023, 1: 1-8.
- [39] A Morya, M Gardner, B Anvari, et al. Wide bandgap devices in AC electric drives: Opportunities and challenges. *IEEE Transactions on Transportation Electrification*, 2019, 5(1): 3-20.
- [40] M Liu, A Coppola, M Alvi, et al. Comprehensive review and state of development of double-sided cooled package technology for automotive power modules. *IEEE Open Journal of Power Electronics*, 2022, 3: 271-289.
- [41] L Yin, K Nagarkar, A Gowda, et al. Reliability of POL-kW power modules. *Proceedings of the International Conference on Electronic Packaging 2017*, Shanghai, China. Piscataway: IEEE, 2017: 106-111.
- [42] T Stockmeier, P Beckedahl, C Göbl, et al. SKiN: Double side sintering technology for new packages. *Proceedings of the IEEE International Symposium on Power Semiconductor Devices and ICs (ISPSD) 2011*, Chicago, Illinois, USA. Piscataway: IEEE, 2011: 324-327.
- [43] K Weidner, M Kaspar, N Seliger. Planar interconnect technology for power module system integration. *Proceedings of the IEEE Custom Integrated Circuits Conference (CIPS) 2012*, San Jose, California, USA. Piscataway: IEEE, 2012: 1-5.
- [44] A Narazaki, T Shirasawa, T Takayama, et al. Direct beam

- lead bonding for trench MOSFET & CSTBT. *Proceedings of the IEEE International Symposium on Power Semiconductor Devices and ICs (ISPSD) 2005*, Hong Kong, China. Piscataway: IEEE, 2005: 75-78.
- [45] J Donlon, E Motto. Transfer molded IGBT module for electric vehicle propulsion. *Motor, Drive & Automation Systems*, 2012, 1: 1-13.
- [46] H Chen, T Wei, Y Chen, et al. Demonstration of wire bondless silicon carbide power module with integrated LTCC jet impingement cooler. *Proceedings of the IEEE Energy Conversion Congress and Exposition (ECCE) 2022*, Vancouver, British Columbia, Canada. Piscataway: IEEE, 2022: 1-6.
- [47] Y Xu, I Husain, H West, et al. Development of an ultra-high density power chip on bus (PCoB) module. *Proceedings of the IEEE Energy Conversion Congress and Exposition (ECCE) 2016*, Milwaukee, Wisconsin, USA. Piscataway: IEEE, 2016: 1-7.
- [48] C Gillot, C Schaeffer, C Massit, et al. Double-sided cooling for high power IGBT modules using flip chip technology. *IEEE Transactions on Components and Packaging Technologies*, 2001, 24(4): 698-704.
- [49] Z Liang. Integrated double sided cooling packaging of planar SiC power modules. *Proceedings of the IEEE Energy Conversion Congress and Exposition (ECCE) 2015*, Montreal, Quebec, Canada. Piscataway: IEEE, 2015: 4907-4912.
- [50] K Ngo. A double-side cooled SiC MOSFET power module with sintered silver interposers: I-design, simulation, fabrication, and performance characterization. *IEEE Transactions on Power Electronics*, 2021, 36(10): 11672-11680.
- [51] Y Mei. High-temperature characterizations of a half-bridge wire-bondless SiC MOSFET module. *IEEE Journal of the Electron Devices Society*, 2021, 9: 966-971.
- [52] H R Chang, J Bu, H Hauenstein, et al. 200 kVA COmpact IGBT modules with double-sided cooling for HEV and EV. *Proceedings of the International Symposium on Power Semiconductor Devices and ICs 2012*, Bruges, Belgium. Piscataway: IEEE, 2012: 299-302.
- [53] J Marcinkowski, A Kempitiya, V A Prabhala, et al. Dual-sided cooling for automotive inverters: Practical implementation with power module. *Proceedings of PCIM Europe 2015*, Nuremberg, Germany. Piscataway: IEEE, 2015: 1-8.
- [54] Y Kang, P Ning, X Hui. A stacked planar power module. *Proceedings of the IEEE PEAS (Power Electronics and Applications Symposium) 2023*, Guangzhou, China. Piscataway: IEEE, 2023: 1-5.
- [55] Y Kang, P Ning, K Wang, et al. A novel planar power module and layout method: China, 202302650. 2023-06-15.
- [56] J Broughton, V Smet, R Rao, et al. Review of thermal packaging technologies for automotive power electronics for traction purposes. *Journal of Electronic Packaging*, 2018, 140(4): 1-11.
- [57] T A Burress, C L Coomer, S L Campbell, et al. Evaluation of the 2008 lexus LS 600H hybrid synergy drive system. ORNL/TM-2008/185, 2009.
- [58] Y Xu, I Husain, H West, et al. Development of an ultra-high density power chip on bus (PCoB) module. *Proceedings of the IEEE Energy Conversion Congress and Exposition (ECCE) 2016*, Milwaukee, Wisconsin, USA. Piscataway: IEEE, 2016: 18-22.
- [59] Y Sakai, H Ishiyama, T Kikuchi. Power control unit for high power hybrid system. SAE 2007-01-0271, 2007.
- [60] H Ishiyama. Electric power converter and mounting structure of semiconductor device: US, 8027161B2, 2011-10-08.
- [61] H Yasui, H Ishiyama. Power stack: US, 7200007B2, 2007-04-03.
- [62] Y Kang, P Ning, T Fan, et al. Design and development of high voltage and high current SiC MOSFET modules. *Proceedings of the IEEE PCIM 2020*, Nuremberg, Germany. Piscataway: IEEE, 2020: 1-5.
- [63] J Doerr, T Attensperger, L Wittmann, et al. The new electric axle drives from Audi. *ATZelektronik Worldwide*, 2018, 13(3): 16-23.
- [64] Hitachi Automotive Systems. Inverter compatible with 800 V systems for the Porsche Taycan (assumed). [2020-08-05]. <https://www.marklines.com/en/>.
- [65] Infineon Technologies AG. Product brief HybridPACK DSCS2. [2020-10-01]. [https://www.infineon.com/dgdl/Infineon-FF450R08A03P2-DataSheet-v03\\_00-EN.pdf?fileId=5546d46273a5366f0173b96a28c32dc0](https://www.infineon.com/dgdl/Infineon-FF450R08A03P2-DataSheet-v03_00-EN.pdf?fileId=5546d46273a5366f0173b96a28c32dc0).
- [66] Dynex Semiconductor. Double-sided cooling integrated power module and power control unit. Lincoln: Dynex Semiconductor, 2016.
- [67] S Zhu, Y Li, Y Wang, et al. Advanced double sided cooling IGBT module and power control unit

- development. *Proceedings of the IEEE International Workshop on Integrated Power Packaging 2017*, San Francisco, California, USA. Piscataway: IEEE, 2017: 6-9.
- [68] H Wu. Technical progress of IGBT for new energy vehicles. [2019-09-04]. <https://daydaynews.cc/en/technology/97560.html>.
- [69] F Yang, L Jia, L Wang, et al. The study on thermal coupling effect for SiC power module design guidelines. *Proceedings of the IEEE Workshop on Wide Bandgap Power Devices Applications in Asia 2020*, Xi'an, China. Piscataway: IEEE, 2020: 1-8.
- [70] W Tang, J Li, J Lu, et al. Transient thermal management of SiC power modules by an in-built thermal buffer layer. *Proceedings of the IEEE International Transportation Electrification Conference and Expo (ITEC Asia) 2022*, Haining, China. Piscataway: IEEE, 2022: 1-4.
- [71] A Matsushita, R Saito, T Tokuyama, et al. An experimental study on the thermal performance of double-side direct cooling power module structure. *Proceedings of PCIM Europe 2016*, Nuremberg, Germany. Piscataway: IEEE, 2016: 331-335.
- [72] J Cui, P Ning, T Fan, et al. Automatic optimization of motor controller with component arrangement, disassembly, and thermal management. *Proceedings of PCIM Asia 2022*, Shanghai, China. Piscataway: IEEE, 2022: 1-5.
- [73] B Zhang, S Wang. Parasitic inductance modeling and reduction for wire-bonded half-bridge SiC multichip power modules. *IEEE Transactions on Power Electronics*, 2021, 36(5): 5892-5903.
- [74] A Dutta, S Ang. A module level spring interconnected stack power module. *IEEE Transactions on Components, Packaging and Manufacturing Technology*, 2019, 9(1): 88-95.
- [75] O Raab, M Guacci, A Griffo, et al. Full-SiC integrated power module based on planar packaging technology for high efficiency power converters in aircraft applications. *Proceedings of IEEE CIPS 2020*, Berlin, Germany. Piscataway: IEEE, 2020: 1-7.
- [76] Y Zhou, Y Jin, Y Chen, et al. Graph-model-based generative layout optimization for heterogeneous sic multichip power modules with reduced and balanced parasitic inductance. *IEEE Transactions on Power Electronics*, 2022, 37(8): 9298-9313.
- [77] P Ning, H Li, Y Huang, et al. Review of power module automatic layout optimization method in electric vehicle application. *Chinese Journal of Electrical Engineering*, 2020, 6(3): 8-24.
- [78] B Shook, A Nizam, Z Gong, et al. Multi-objective layout optimization for multi-chip power modules considering electrical parasitics and thermal performance. *Proceedings of IEEE COMPEL 2013*, Leuven, Belgium. Piscataway: IEEE, 2013: 1-7.
- [79] P Ning, X Wen, Y Li, et al. An improved automatic layout method for planar power module. *Proceedings of IEEE APEC 2016*, Long Beach, California, USA. Piscataway: IEEE, 2016: 2692-2699.
- [80] N Hingora, X Liu, B McPherson, et al. Power-CAD: A novel methodology for design, analysis, and optimization of power electronic module layouts. *Proceedings of IEEE ECCE 2010*, Atlanta, Georgia, USA. Piscataway: IEEE, 2010: 2692-2699.
- [81] K Hatta, S Wakabayashi, T Koide. Solving the rectangular packing problem by an adaptive GA based on sequence-pair. *Proceedings of the ASP-DAC '99 (Asia and South Pacific Design Automation Conference 1999)*, Hong Kong, China. Piscataway: IEEE, 1999: 181-184.
- [82] J Lin, Y Chang, S Lin. Corner sequence: A P-admissible floorplan representation with a worst case linear-time packing scheme. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 2003, 11(4): 679-686.
- [83] P Guo, C Cheng, T Yoshimura. An O-tree representation of non-slicing floorplan and its applications. *Proceedings of the ACM/IEEE Design Automation Conference 1999*, New Orleans, LA, USA. Piscataway: IEEE, 1999: 268-273.
- [84] Y Chang, Y Chang, G M Wu, et al. B\*-trees: A new representation for non-slicing floorplans. *Proceedings of the ACM/IEEE Design Automation Conference 2000*, Los Angeles, CA, USA. Piscataway: IEEE, 2000: 458-463.
- [85] H Zhou, J Wang. ACG-adjacent constraint graph for general floorplans. *Proceedings of the IEEE International Conference on Computer Design 2004*, San Jose, CA, USA. Piscataway: IEEE, 2004: 572-575.
- [86] K Mikami, K Tabuchi. A computer program for optimal routing of printed circuit connectors. *IFIPS Proceedings*, 1968: 1475-1478.
- [87] C Y Lee. An algorithm for path connection and its



- applications. *IRE Transactions on Electronic Computers*, 1961: 346-365.
- [88] E Masuda, T Ibuchi, Y Feng, et al. A study on wiring pattern design for intelligent SiC power module with PEEC method. *Proceedings of the IEEE Asia-Pacific International Symposium on Electromagnetic Compatibility (APEMC) 2017*, Sydney, Australia. Piscataway: IEEE, 2017: 213-215.
- [89] X Hui, P Ning, J Cui. Power module automatic layout optimization based on Lattice Boltzmann method. *Journal of Power Supply*, 2023, 1: 1-12.
- [90] C Gammeter, F Krismer, J Kolar. Comprehensive conceptualization, design, and experimental verification of a weight-optimized all-SiC 2 kV/700 V DAB for an airborne wind turbine. *IEEE Journal of Emerging and Selected Topics in Power Electronics*, 2016, 4(2): 638-656.
- [91] C Qian, A M Gheitaghy, J Fan, et al. Thermal management on IGBT power electronic devices and modules. *IEEE Access*, 2018, 6: 12868-12884.
- [92] A Bahman, K Ma, F Blaabjerg, et al. Thermal impedance model of high power IGBT modules considering heat coupling effects. *Proceedings of the IEEE Applied Power Electronics Conference and Exposition (APEC) 2014*, Fort Worth, TX, USA. Piscataway: IEEE, 2014: 5-8.
- [93] J Cui, P Ning, X Hui. Optimization of pinfin heat sink for SiC power module based on LBM-LES. *Proceedings of the PCIM Asia 2023*, Shanghai, China. Piscataway: IEEE, 2023: 1-5.
- [94] Y Wang, Y Shen, X Yuan, et al. Operating point optimization of auxiliary power unit based on dynamic combined cost map and particle swarm optimization. *IEEE Transactions on Power Electronics*, 2015, 30(12): 7038-7050.
- [95] H Lou, C Mao, D Wang, et al. PWM optimisation for three-level voltage inverter based on clonal selection algorithm. *IET Electric Power Applications*, 2007, 1(6): 870-878.
- [96] C Hu, Q Wang, Q Chen, et al. Optimization method for generating SHEPWM switching patterns using chaotic ant colony algorithm applied to three-level NPC inverter. *Proceedings of the IEEE International Conference on Electrical Machines and Systems (ICEMS) 2007*, Seoul, Republic of Korea. Piscataway: IEEE, 2007: 149-153.
- [97] R Salehi, B Vahidi, N Farokhnia, et al. Harmonic elimination and optimization of stepped voltage of multilevel inverter by bacterial foraging algorithm. *Journal of Electrical Engineering and Technology*, 2010, 5(4): 545-551.
- [98] X Xu, B Chen, F Gan. Inverter control research based on immune algorithms. *Proceedings of the IEEE International Conference on Control and Automation (ICCA) 2007*, Guangzhou, China. Piscataway: IEEE, 2007: 2031-2034.
- [99] B Shook, A Nizam, Z Gong, et al. Multi-objective layout optimization for multi-chip power modules considering electrical parasitics and thermal performance. *Proceedings of the IEEE Workshop on the Modeling and Analysis of Electrical Systems (COMPEL) 2013*, Austin, TX, USA. Piscataway: IEEE, 2013: 23-26.
- [100] J Broughton, V Smet, R Rao, et al. Review of thermal packaging technologies for automotive power electronics for traction purposes. *Journal of Electronic Packaging*, 2018, 140(4): 1-11.
- [101] A Sridhar, A Vincenzi, D Atienza, et al. 3D-ICE: A compact thermal model for early-stage design of liquid-cooled ICs. *IEEE Transactions on Computers*, 2014, 63(10): 2576-2589.
- [102] P Ning, X Wen, L Li, et al. A finite differential method based compact thermal model in PSPICE. *Proceedings of the IEEE Applied Power Electronics Conference and Exposition (APEC) 2017*, Tampa, FL, USA. Piscataway: IEEE, 2017: 1015-1019.



converter designs.

**Puqi Ning** received his Ph.D. degree in Electrical Engineering from the Virginia Polytechnic Institute and State University, Blacksburg, VA, USA, in 2010. He is presently working as a Full Professor at the Institute of Electrical Engineering, Chinese Academy of Sciences, Beijing, China. His current research interests include high temperature packaging and high-density



optimization of high power density motor drive systems.

**Xiaoshuang Hui** received the B.S. degree in Electrical Engineering in 2021 from Civil Aviation University of China, Tianjin, China. He is currently pursuing the Ph.D. degree in the Institute of Electrical Engineering, Chinese Academy of Sciences, Beijing, China. His current research interests include design and testing of power modules, and integrated



**Yuhui Kang** received a B.S. degree in Electrical Engineering and Automatization Specialty from Shijiazhuang Tiedao University, Hebei, China, in 2015. She also received an M.S. degree from the Institute of Electrical Engineering, Chinese Academy of Sciences, Beijing, China in 2019. Her research interests are in packaging technology of power electronic devices.



**Tao Fan** received the B.S. degree in Electrical Engineering from Tsinghua University, Beijing, China, in 2004, and the M.S. and Ph.D. degrees in Electrical Engineering from the Graduate University of the Chinese Academy of Sciences, Beijing, in 2006 and 2009, respectively. From 2009 to 2011, he worked as an Assistant Professor with the Institute of Electrical Engineering, Chinese Academy of Sciences, Beijing, where he became an

Associate Professor in 2011 and a Professor in 2017. His research interests include design and analysis of special electrical machine, large power generation, and high-power electrical propulsion system.



**Kai Wang** received his Ph.D. degree in the National Center for Nanoscience and Technology, Beijing, China, in 2012. From 2012 to 2014, he worked as a Postdoctoral Fellow at Singapore-MIT Alliance for Research and Technology, Singapore. He is presently working as an Associate Professor at the Institute of Electrical Engineering, Chinese Academy of Sciences, Beijing, China. His

current research interests include new energy storage prototype device.



**Yunhui Mei** (Senior Member, IEEE) is currently a Professor with the School of Electrical Engineering, Tiangong University, Tianjin, China. From 2011 to 2020, he was a Professor with the School of Material Science and Engineering, Tianjin University. He was with the Center for Power Electronics Systems (CPES), Virginia Tech, Blacksburg, VA, USA. He has authored more than 130 papers and 25 granted patents on power electronic packaging. His current research interests include power packaging, materials, and reliability for high power-density and high temperature applications.



**Guangyin Lei** received his Ph.D in Materials Science and Engineering from Virginia Tech in 2010. From 2010 to 2018, worked as a Research and Development Engineer at Ford Motor Company in the United States. From 2018 to 2020, worked as a Technical Expert at Shanghai Future Automobile Co., Ltd. Since 2020, he has been working as a Researcher at

the Engineering and Applied Technology Research Institute of Fudan University. His research interest is power semiconductor module packaging technology.